Datasheet4U Logo Datasheet4U.com

AT25DN512C - 512-Kbit 2.3V Minimum SPI Serial Flash Memory

General Description

The Adesto® AT25DN512C is a serial interface Flash memory device designed for use in a wide variety of high-volume consumer based applications in which program code is shadowed from Flash memory into embedded or external RAM for execution.

Key Features

  • Single 2.3V - 3.6V Supply.
  • Serial Peripheral Interface (SPI) Compatible Supports SPI Modes 0 and 3 Supports Dual Output Read.
  • 85MHz Maximum Operating Frequency.
  • Clock-to-Output (tV) of 7 ns.
  • Flexible, Optimized Erase Architecture for Code + Data Storage.

📥 Download Datasheet

Datasheet Details

Part number AT25DN512C
Manufacturer ADESTO
File Size 2.00 MB
Description 512-Kbit 2.3V Minimum SPI Serial Flash Memory
Datasheet download datasheet AT25DN512C Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AT25DN256 2.3V Minimum SPI Serial Flash Memory Renesas
AT25DF021 2-Megabit 2.3-volt or 2.7-volt Minimum SPI Serial Flash Memory Adesto Technologies
AT25DF021A 1.65V Minimum SPI Serial Flash Memory Adesto Technologies
AT25DF041A 4-megabit 2.7-volt Only Serial Firmware DataFlash Memory ATMEL Corporation
AT25DF081 8-megabit 1.65-volt Minimum SPI Serial Flash Memory ATMEL Corporation

Other Datasheets by ADESTO

Part Number Description
AT25DN011 2.3V Minimum SPI Serial Flash Memory
AT25DN256 2.3V Minimum SPI Serial Flash Memory
AT25DF011 SPI Serial Flash Memory
AT25DF041A 4-megabit 2.3-volt or 2.7-volt Minimum SPI Serial Flash Memory
AT25DF041B SPI Serial Flash Memory

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
AT25DN512C 512-Kbit, 2.3V Minimum SPI Serial Flash Memory with Dual-I/O Support ADVANCE DATASHEET Features  Single 2.3V - 3.6V Supply  Serial Peripheral Interface (SPI) Compatible Supports SPI Modes 0 and 3 Supports Dual Output Read  85MHz Maximum Operating Frequency  Clock-to-Output (tV) of 7 ns  Flexible, Optimized Erase Architecture for Code + Data Storage Applications  Uniform 256-Byte Page erase  Uniform 4-Kbyte Block Erase  Uniform 32-Kbyte Block Erase  Full Chip Erase  Hardware Controlled Locking of Protected Sectors via WP Pin  128-Byte Programmable OTP Security Register  Flexible Programming   Byte/Page Program (1 to 256 Bytes)  Fast Program and Erase Times  1.