Datasheet4U Logo Datasheet4U.com

AHA3580 - 80 MBYTES/SEC ALDC DATA COMPRESSION COPROCESSOR IC

Datasheet Summary

Description

Major blocks in this device are the Microprocessor Interface, Port A Interface, Port B Interface, and the Compression/Decompression Engine.

The Microprocessor Interface provides status and control information by register access.

📥 Download Datasheet

Datasheet preview – AHA3580

Datasheet Details

Part number AHA3580
Manufacturer AHA
File Size 127.94 KB
Description 80 MBYTES/SEC ALDC DATA COMPRESSION COPROCESSOR IC
Datasheet download datasheet AHA3580 Datasheet
Additional preview pages of the AHA3580 datasheet.

📁 Similar Datasheet

Other Datasheets by AHA
  • AHA3520 - 20 MBYTES/SEC ALDC DATA COMPRESSION COPROCESSOR IC
  • AHA3410C - 25 MBYTES/SEC SIMULTANEOUS LOSSLESS DATA COMPRESSION / DECOMPRESSION COPROCESSOR IC
  • AHA3411 - 33 MBYTES/SEC SIMULTANEOUS COMPRESSOR/DECOMPRESSOR IC
  • AHA3422 - 16 MBYTES/SEC LOSSLESS DECOMPRESSOR IC
  • AHA3430 - 40 MBYTES/SEC SIMULTANEOUS COMPRESSOR/DECOMPRESSOR IC
  • AHA3431 - SIMULTANEOUS COMPRESSOR/DECOMPRESSOR IC
  • AHA4011C - 10 MBytes/sec Reed-Solomon Error Correction Device
  • AHA4012B - 1.5 MBytes/sec Reed-Solomon Error Correction Device

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com comtech aha corporation PRODUCT BRIEF * AHA3580 80 MBYTES/SEC ALDC DATA COMPRESSION COPROCESSOR IC The AHA3580 is a single-chip CMOS lossless compression and decompression integrated circuit. The device implements the ALDC compression algorithm defined by various industry standards. This algorithm is also known as Adaptive Lossless Data Compression. The device compresses, decompresses or passes data through. Flexible interfaces connect directly with various microprocessors and DMA devices used in tape drive systems including SCSI and Fiber Controllers. Content Addressable Memory within the ALDC engine eliminates external SRAMs typically required for dictionary storage in a compression system.
Published: |