Datasheet Details
| Part number | S4850 |
|---|---|
| Manufacturer | AMCC |
| File Size | 72.13 KB |
| Description | Dual OC-48 SONET/SDH CRU |
| Datasheet |
 S4850 Datasheet
|
|
|
General Description
The function of the S4850 clock and data recovery unit is to derive high speed timing signals for SONET/SDHbased equipment.
The S4850 receives an OC-48 scrambled NRZ signal and recovers the clock from the data.
The chip outputs a differential bit clock and retimed data.
Key Features
- es.
- CMOS 0.13 micron technology Complies with Bellcore and ITU-T specifications for jitter tolerance, jitter transfer, and jitter generation On-chip high-frequency PLLs for clock generation and clock recovery Supports clock recovery for 2.488 Gbps (OC-48) with FEC Selectable reference clock source (155.52 MHz for SONET or equivalent for FEC) Directly compatible with 1.2 V CML I/O 1.2 V, 3.3 V, 2.5 V and 1.8 V supply Lock detect Signal detect input (SD[B:A]) Bypass Mode Individ.