Am2533 - 1024-Bit Static Shift Registers

AMD

General Description

The Am2533/2833 is a quasi-static 1024-bit MaS shift register using low-threshold P-channel silicon gate technology.

Am2533 1024-bit static shift registers by AMD - Datasheet Preview

Datasheet Details

Part number	Am2533
Manufacturer	AMD
File Size	170.02 KB
Description	1024-Bit Static Shift Registers
Datasheet	Am2533 Datasheet

Full PDF Text Transcription for Am2533 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for Am2533. For precise diagrams, and layout, please refer to the original PDF.

Am2833/2533 1024-Bit Static Shift Registers Distinctive Characteristics • Second source to Signetics 2533 • All inputs are low-level DTL/TTL compatible • Static operation...

View more extracted text

2533 • All inputs are low-level DTL/TTL compatible • Static operation with single clock input. • 100% reliability assurance testing in compliance with M I L-STD-883 . • DC to 2.0MHz operation with Am2833 FUNCTIONAL DESCRIPTION The Am2533/2833 is a quasi-static 1024-bit MaS shift register using low-threshold P-channel silicon gate technology. The device has a single TTL/DTL compatible clock input, Cpo Data in the register is stored in static, cross-coupled latches while the clock is LOW, so that the clock may be stopped indefinitely in the LOW state. When the clock shifts from LOW to HIGH to LOW adynamic transfer of data o

More Datasheets from AMD

Part Number	Description
AM25L02	Low Power 8-Bit/12-Bit Successive Approximation Register
AM25L03	Low Power 8-Bit/12-Bit Successive Approximation Register
AM25L04	Low Power 8-Bit/12-Bit Successive Approximation Register
AM25LS192	Decimal & Hexadecimal Up/Down Counter
AM25LS193	Decimal & Hexadecimal Up/Down Counter
AM25LS23	8 Bit Shift / Storage Register with Synchronous Clear
AM25LS240	Octal 3 State Inverting Drivers
AM25LS241	(AM25LS244) Octal 3 State Buffers
AM25LS2519	QUAD REGISTER
AM25LS2520	Octal D Type F-F with Clear / Clock Enable and 3-State Control