Am2810 - Dual 128-Bit Static Shift Register

AMD

General Description

The Am2810 is a dual 128-bit static shift register built using P-channel silicon gate MOS technology_ The two registers each have a two-input multiplexer on their inputs, so that input data may be selected from one of two sources_ Each register has a separate clock input, and operates with a low-vol

📥 Download Datasheet

Am2810 dual 128-bit static shift register by AMD - Datasheet Preview

Datasheet Details

Part number	Am2810
Manufacturer	AMD
File Size	190.03 KB
Description	Dual 128-Bit Static Shift Register
Datasheet	Am2810 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
AM281	Monolithic N-Channel Junction FET Switches	National Semiconductor
AM282	Monolithic N-Channel Junction FET Switches	National Semiconductor
AM2825N	3-phase Sensor-less Motor Driver	AMtek
AM2833	1024 Bit Static Shift Registers	MSIS
AM284	Monolithic N-Channel Junction FET Switches	National Semiconductor

Other Datasheets by AMD

Part Number	Description
AM2812	Memories
AM2812A	Memories
AM2813	Memories
AM2813A	Memories
Am2814	Dual 128-Bit Static Shift Register

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

Am2810 Dual 128-Bit Static Shift Register Distinctive Characteristics • 2 nd Source to Mostek 1002P • Built-in pull-up resistors • 100% reliability assurance testing in compliance with MI L-STD-883 • Operation guaranteed from DC to 2 MHz FUNCTIONAL DESCRIPTION The Am2810 is a dual 128-bit static shift register built using P-channel silicon gate MOS technology_ The two registers each have a two-input multiplexer on their inputs, so that input data may be selected from one of two sources_ Each register has a separate clock input, and operates with a low-voltage TTL clock signal. The registers shift on the LOW-to-H IG H edge of the clock signal. Data at the inputs must be steady for a set-up time before and a hold time after this clock transition.