ELANSC300 Description
High Speed PLL, Low Speed PLL, Doze, Sleep, Suspend, and Off. Fully static design allows stopped clock. prehensive control of system and peripheral clocks Five external power management control pins Suspend refresh of DRAM array Clock switching during ISA cycles Low power consumption:.