The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
&9''
®
Description CVDD is the resistive tie-up to the core VDD bus for all cell inputs. Equivalent Gates ................... 1.0
HDL Syntax Verilog .................... CVDD inst_name (Q); VHDL......................
CVDD Datasheet
