DF211 - CMOS Gate Array

AMI

General Description

DF211 is a static, master-slave, multiplexed scan D flip-flop.

RESET is asynchronous and active low.

Output is unbuffered and changes state on the rising edge of the clock.

📥 Download Datasheet

DF211 cmos gate array by AMI - Datasheet Preview

Datasheet Details

Part number	DF211
Manufacturer	AMI
File Size	33.05 KB
Description	CMOS Gate Array
Datasheet	DF211 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
DF210	2A Miniature Glass Passivated Single-Phase Bridge Rectifiers	CITC
DF210-G	Glass Passivated Bridge Rectifiers	Comchip
DF210S	GLASS PASSIVATED BRIDGE RECTIFIERS	KD
DF210S	2A SURFACE MOUNT GLASS PASSIVATED BRIDGE RECTIFIER	MIC
DF210S	Glass Passivated Bridge Rectifier	Eris

Other Datasheets by AMI

Part Number	Description
DF201	CMOS Gate Array
DF202	CMOS Gate Array
DF221	CMOS Gate Array
DF231	CMOS Gate Array

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

Core Logic ') ® $0,+* PLFURQ &026 *DWH $UUD Description DF211 is a static, master-slave, multiplexed scan D flip-flop. RESET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock. Logic Symbol DF211 D C SD SE R Q Truth Table C ↑ ↑ ↑ ↑ X L D RN SD SE Q HHX L L HX L XHHH XHLH XLXX XHXX NC = No Change H L H L L NC Pin Loading Equivalent Load C 1.0 D 1.0 RN 1.0 SD 1.0 SE 2.1 Equivalent Gates ................ 11.0 HDL Syntax Verilog .................... DF211 inst_name (Q, C, D, RN, SD, SE); VHDL...................... inst_name: DF211 port map (Q, C, D, RN, SD, SE); Size And Power Characteristics Parameter Static IDD (TJ = 85°C) EQLpd See page 2-15 for power equation. Value TBD 22.