Datasheet4U Logo Datasheet4U.com

DL011 - CMOS Gate Array

General Description

DL011 is a transparent, unbuffered D latch with active low gate transparency.

RESET is active low.

📥 Download Datasheet

Datasheet Details

Part number DL011
Manufacturer AMI
File Size 27.81 KB
Description CMOS Gate Array
Datasheet download datasheet DL011 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Core Logic '/ $0,+*  PLFURQ &026 *DWH $UUD Description DL011 is a transparent, unbuffered D latch with active low gate transparency. RESET is active low. Logic Symbol Truth Table Pin Loading DL011 DQ G R RN D GN Q HLLL HH L H H X H NC LXXL NC = No Change Equivalent Load D 1.0 GN 1.0 RN 1.0 ® Equivalent Gates ................ 5.0 HDL Syntax Verilog .................... DL011 inst_name (Q, D, GN, RN); VHDL...................... inst_name: DL011 port map (Q, D, GN, RN); Size And Power Characteristics Parameter Static IDD (TJ = 85°C) EQLpd See page 2-15 for power equation. Value TBD 9.0 Units nA Eq-load Propagation Delays Conditions: TJ = 25°C, VDD = 5.0V, Typical Process From Delay (ns) To Parameter 1 Number of Equivalent Loads 258 D Q tPLH tPHL 0.43 0.46 0.