DL031 - CMOS Gate Array

AMI

General Description

DL031 is a transparent, unbuffered D latches with active low gate transparency.

RESET and SET are active low.

📥 Download Datasheet

DL031 cmos gate array by AMI - Datasheet Preview

Datasheet Details

Part number	DL031
Manufacturer	AMI
File Size	35.00 KB
Description	CMOS Gate Array
Datasheet	DL031 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
DL0165R	FSDL0165R	Fairchild Semiconductor
DL04-18F1	TVS	Shindengen
DL04-33F1	TVS	SHINDENGEN
DL04-36F1	TVS	SHINDENGEN
DL0504S2-T6B0	4-Line Ulta Low Capacitance TVS Array	D-first

Other Datasheets by AMI

Part Number	Description
DL001	CMOS Gate Array
DL002	CMOS Gate Array
DL011	CMOS Gate Array
DL021	CMOS Gate Array

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

'/ ® $0,+* PLFURQ &026 *DWH $UUD Description DL031 is a transparent, unbuffered D latches with active low gate transparency. RESET and SET are active low. Logic Symbol DL031 DSQ G R Truth Table SN RN D LLX LHX HLX HHX HH L HHH NC = No Change GN Q X IL XH XL H NC LL LH IL = Illegal Pin Loading Equivalent Load D 1.0 GN 1.0 SN 1.0 RN 1.0 Core Logic Equivalent Gates ................ 5.0 HDL Syntax Verilog .................... DL031 inst_name (Q, D, GN, RN, SN); VHDL...................... inst_name: DL031 port map (Q, D, GN, RN, SN); Size And Power Characteristics Parameter Static IDD (TJ = 85°C) EQLpd See page 2-15 for power equation. Value TBD 8.4 Units nA Eq-load Propagation Delays Conditions: TJ = 25°C, VDD = 5.