Datasheet4U Logo Datasheet4U.com

ITA2 - CMOS Gate Array

This page provides the datasheet information for the ITA2, a member of the ITA1 CMOS Gate Array family.

Datasheet Summary

Description

ITAx is a family of non-inverting internal tristate buffers with active low enable.

ITA1 1.0 1.

📥 Download Datasheet

Datasheet preview – ITA2

Datasheet Details

Part number ITA2
Manufacturer AMI
File Size 25.84 KB
Description CMOS Gate Array
Datasheet download datasheet ITA2 Datasheet
Additional preview pages of the ITA2 datasheet.
Other Datasheets by AMI

Full PDF Text Transcription

Click to expand full text
Core Logic ,7$[ $0,+*  PLFURQ &026 *DWH $UUD Description ITAx is a family of non-inverting internal tristate buffers with active low enable. Logic Symbol Truth Table ITAx EN AQ EN AQ EN A Q HXZ LLL L HH Z = High Impedance HDL Syntax Verilog .................... ITAx inst_name (Q, A, EN); VHDL...................... inst_name: ITAx port map (Q, A, EN); Pin Loading Pin Name A EN Q ITA1 1.0 1.7 0.6 Equivalent Loads ITA2 ITA4 1.0 1.0 2.3 3.4 1.2 2.5 ITA6 1.0 4.6 3.7 Size And Power Characteristics Power Characteristicsa Cell Equivalent Gates Static IDD (TJ = 85°C) (nA) EQLpd (Eq-load) ITA1 2.0 TBD 3.9 ITA2 3.0 TBD 6.7 ITA4 6.0 TBD 12.4 ITA6 8.0 TBD 18.1 a. See page 2-15 for power equation.
Published: |