Datasheet4U Logo Datasheet4U.com

JK021 - CMOS Gate Array

Description

JK02x is a family of static, master-slave JK flip-flops.

SET is asynchronous and active low.

Output is unbuffered and changes state on the rising edge of the clock.

📥 Download Datasheet

Datasheet preview – JK021

Datasheet Details

Part number JK021
Manufacturer AMI
File Size 37.85 KB
Description CMOS Gate Array
Datasheet download datasheet JK021 Datasheet
Additional preview pages of the JK021 datasheet.
Other Datasheets by AMI

Full PDF Text Transcription

Click to expand full text
Core Logic -.[ ® $0,+*  PLFURQ &026 *DWH $UUD Description JK02x is a family of static, master-slave JK flip-flops. SET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock. Logic Symbol JK02x J SQ C K Truth Table SN J K C Q(n+1) LXXX H H L L ↑ NC HLH↑ L HHL ↑ H H H H ↑ Q(n) NC = No Change HDL Syntax Verilog .................... JK02x inst_name (Q, C, J, K, SN); VHDL...................... inst_name: JK02x port map (Q, C, J, K, SN); Pin Loading Pin Name J K C SN Equivalent Loads JK021 JK022 1.0 1.0 1.0 1.0 1.0 1.0 2.1 3.1 Size And Power Characteristics Power Characteristicsa Cell Equivalent Gates Static IDD (TJ = 85°C) (nA) EQLpd (Eq-load) JK021 11.0 TBD 22.3 JK022 11.0 TBD 24.3 a.
Published: |