TD03 - CMOS Gate Array

This page provides the datasheet information for the TD03, a member of the TD02 CMOS Gate Array family.

Datasheet Summary

Description

TD0x is a family of non-inverting time delays.

AMI

📥 Download Datasheet

TD03 CMOS Gate Array by AMI - Datasheet Preview — Datasheet preview – TD03

Datasheet Details

Part number	TD03
Manufacturer	AMI
File Size	22.46 KB
Description	CMOS Gate Array
Datasheet	TD03 Datasheet
Additional preview pages of the TD03 datasheet.

📁 Similar Datasheet

TD030WHEA1 - LTPS LCD (toppoly)
TD035SHEC1 - TFT LCD Module (toppoly)
TD035SHEC2 - TFT LCD (toppoly)
TD035STEB1 - TFT LCD Module (toppoly)
TD035STEB2 - TFT LCD Module (toppoly)
TD035STEB3 - TFT LCD Module (toppoly)
TD035STED1 - TFT LCD (toppoly)
TD035STED2 - TFT LCD Module (toppoly)
TD035STED4 - TFT LCD (toppoly)
TD035STED6 - TFT LCD (toppoly)

Other Datasheets by AMI

TD02 - CMOS Gate Array
TD08 - CMOS Gate Array

Full PDF Text Transcription

Click to expand full text

Core Logic 7'[ $0,+* PLFURQ &026 *DWH $UUD Description TD0x is a family of non-inverting time delays. Logic Symbol Truth Table TD0x Delay AQ LL HH HDL Syntax Verilog .................... TD0x inst_name (Q, A); VHDL...................... inst_name: TD0x port map (Q, A); Pin Loading Pin Name A TD02 1.5 Equivalent Loads TD03 1.0 TD08 1.0 Size And Power Characteristics Power Characteristicsa Cell Equivalent Gates Static IDD (TJ = 85°C) (nA) EQLpd (Eq-load) TD02 9.0 TBD 20.9 TD03 9.0 TBD 22.8 TD08 17.0 TBD 48.4 a. See page 2-15 for power equation. ® 3-236 7'[ ® Propagation Delays (ns) Conditions: TJ = 25°C, VDD = 5.0V, Typical Process Number of Equivalent Loads 1 TD02 From: A To: Q tPLH tPHL 2.62 2.

Published: Mar 12, 2018 |