A48P3616 - 8M X 16 Bit DDR DRAM

AMIC Technology

General Description

The 128Mb DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 134,217,728 bits.

It is internally configured as a quad-bank DRAM and is based on Nanya’s 110nm process.

The 128Mb DDR SDRAM uses a double-data-rate architecture to achieve high-speed operation.

Key Features

Symbol CI1 Delta CI1 CI2 Delta CI2 CI/O Delta CI/O 4.0 2.0 Min 2.0 Max 3.0 0.25 3.0 0.5 5.0 0.5 Unit pF pF pF pF pF pF Not.

📥 Download Datasheet

A48P3616 8m x 16 bit ddr dram by AMIC Technology - Datasheet Preview

Datasheet Details

Part number	A48P3616
Manufacturer	AMIC Technology
File Size	2.23 MB
Description	8M X 16 Bit DDR DRAM
Datasheet	A48P3616 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
A48P3616B	8M x 16-Bit DDR DRAM	AMIC
A4804	HIGH-PRECISION N-CH LOW VOLTAGE DETECTOR	AiT Semiconductor
A4805	HIGH VOLTAGE HIGH PRECISION VOLTAGE DETECTOR	AiT Semiconductor
A4806	LOW VOLTAGE DETECTOR	AiT Semiconductor
A4809	LOW VOLTAGE DETECTOR	AiT Semiconductor

Other Datasheets by AMIC Technology

Part Number	Description
A48P4616	16M X 16 Bit DDR DRAM
A48P4616B	16M x 16 Bit DDR DRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

www.DataSheet4U.com A48P3616 Preliminary Document Title 8M X 16 Bit DDR DRAM Revision History Rev. No. 0.0 8M X 16 Bit DDR DRAM History Initial issue Issue Date September 5, 2005 Remark Preliminary Preliminary (September 2005, Version 0.0) AMIC Technology, Corp. www.DataSheet4U.com A48P3616 Preliminary Feature CAS Latency and Frequency CAS Latency 2 2.5 3 Maximum Operating Frequency (MHz) DDR466 DDR400 DDR333 DDR266 (43) (5T) (6K) (75B) 133 100 166 166 133 233 200 • Differential clock inputs (CK and CK ) • Four internal banks for concurrent operation • Data mask (DM) for write data. • DLL aligns DQ and DQS transitions with CK transitions. • Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS.