Datasheet4U Logo Datasheet4U.com

LP621024E - 128K x 8 BIT CMOS SRAM

General Description

The LP621024E is a low operating current 1,048,576-bit static random access memory organized as 131,072 words by 8 bits and operates on a single 5V power supply.

Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

Key Features

  • Single +5V power supply.
  • Access times: 55/70 ns (max. ).
  • Current: Very low power version: Operating: 70mA (max. ) Standby: 25μA (max. ).
  • Full static operation, no clock or refreshing required.
  • All inputs and outputs are directly TTL-compatible.
  • Common I/O using three-state output.
  • Output enable and two chip enable inputs for easy.

📥 Download Datasheet

Datasheet Details

Part number LP621024E
Manufacturer AMIC Technology
File Size 163.43 KB
Description 128K x 8 BIT CMOS SRAM
Datasheet download datasheet LP621024E Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Document Title 128K X 8 BIT CMOS SRAM Revision History Rev. No. 0.0 1.0 History Initial issue Final version release LP621024E Series 128K X 8 BIT CMOS SRAM Issue Date August 20, 2008 September 21, 2010 Remark Preliminary Final (September, 2010, Version 1.0) AMIC Technology, Corp. LP621024E Series 128K X 8 BIT CMOS SRAM Features „ Single +5V power supply „ Access times: 55/70 ns (max.) „ Current: Very low power version: Operating: 70mA (max.) Standby: 25μA (max.) „ Full static operation, no clock or refreshing required „ All inputs and outputs are directly TTL-compatible „ Common I/O using three-state output „ Output enable and two chip enable inputs for easy application „ Data retention voltage: 2V (min.) „ Available in 32-pin SOP, TSOP and TSSOP (8 X 13.