Datasheet4U Logo Datasheet4U.com

APL5338E - 2A Peak Sink/Source DDR Termination Regulator

General Description

Sourcing and Sinking Peak Current up to 2A The APL5338E linear regulator is designed to provide a VCNTL Supply Voltage Range: 3.1V to 5.5V regulated voltage with bi-directional output peak current

for DDR-SDRAM termination.

Key Features

  • General.

📥 Download Datasheet

Datasheet Details

Part number APL5338E
Manufacturer ANPEC
File Size 232.68 KB
Description 2A Peak Sink/Source DDR Termination Regulator
Datasheet download datasheet APL5338E Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
APL5338 2A Bus Termination Regulator Anpec Electronics
APL5338A 2A Bus Termination Regulator Anpec Electronics
APL5330 Dual Input 2A Low Dropout Regulator Anpec Electronics
APL5331 3A Bus Termination Regulator Anpec Electronics
APL5332 CMOS LDO Anpec Electronics

Other Datasheets by ANPEC

Part Number Description
APL5309 Voltage Regulator
APL5316 300mA Linear Regulator
APL5317 Selectable Adjustable/Fixed Low Dropout 300mA Linear Regulator
APL5320 300mA Linear Regulator
APL5320A 300mA Linear Regulator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
APL5338E 2A Peak Sink/Source DDR Termination Regulator Features General Description • Sourcing and Sinking Peak Current up to 2A The APL5338E linear regulator is designed to provide a • VCNTL Supply Voltage Range: 3.1V to 5.5V regulated voltage with bi-directional output peak current • VIN Supply Voltage Range: 1.2V to 3.6V for DDR-SDRAM termination. The APL5338E integrates two power transistors to source or sink peak current up • VTT and VTTREF Voltage Tracks at Half the VREF to 2A. It also incorporates current-limit and thermal shut- Voltage down into a single chip. • VTT and VTTREF Voltage with ±10mV Accuracy The output voltage of APL5338E tracks the voltage at VREF • Excellent Load Transient Response pin.