Datasheet4U Logo Datasheet4U.com

AX58200 - EtherCAT Slave Controller SoC

Description

in this document at any time, without notice.

ASIX provides this document “as is” without warranty of any kind, either expressed or implied, including without limitation warranties of merchantability, fitness for a particular purpose, and non-infringement.

Features

  • ARM® Cortex® -M4 processor, running up to 192 MHz Built-in Memory Protection Unit (MPU) Built-in Nested Vectored Interrupt Controller (NVIC) Hardware IEEE 754 compliant Floating-point Unit (FPU) DSP extension with hardware divider and single-cycle 32-bit hardware multiplier On-chip Memory Dual bank 512 KB Flash size (APROM) for Over-The-Air (OTA) upgrade On-chip Flash programming with In-Chip Programming (ICP), In-System Programming (ISP) and In-.

📥 Download Datasheet

Datasheet preview – AX58200

Datasheet Details

Part number AX58200
Manufacturer ASIX
File Size 4.55 MB
Description EtherCAT Slave Controller SoC
Datasheet download datasheet AX58200 Datasheet
Additional preview pages of the AX58200 datasheet.

📁 Similar Datasheet

  • AX50 - Full Wave Rectifying Valve (Philips)
  • AX50 - Full Wave Gas Filled Rectifying Valve (ETC)
  • AX500 - Dual Channel Digital Motor Controller (Roboteq)
  • AX500 - Axcelerator Family FPGAs (Actel)
  • AX5031 - Advanced multi-channel single chip UHF transmitter (AXSEM)
  • AX5031 - Advanced multi-channel single chip UHF transmitter (ON Semiconductor)
  • AX5042 - Advanced multi-channel single chip UHF transceiver (AXSEM)
  • AX50424 - Advanced multi-channel single chip UHF receiver (AXSEM)
  • AX5043 - Advanced high performance ASK and FSK narrow-band transceiver (AXSEM)
  • AX5043 - Advanced High Performance ASK and FSK Narrow-band Transceiver (ON Semiconductor)
Other Datasheets by ASIX
  • AX58100 - EtherCAT Slave Controller

Full PDF Text Transcription

Click to expand full text
AX58200 EtherCAT Slave Controller SoC Features ARM® Cortex® -M4 processor, running up to 192 MHz Built-in Memory Protection Unit (MPU) Built-in Nested Vectored Interrupt Controller (NVIC) Hardware IEEE 754 compliant Floating-point Unit (FPU) DSP extension with hardware divider and single-cycle 32-bit hardware multiplier On-chip Memory Dual bank 512 KB Flash size (APROM) for Over-The-Air (OTA) upgrade On-chip Flash programming with In-Chip Programming (ICP), In-System Programming (ISP) and In-Application Programming (IAP) On-chip 160 KB SRAM 4 KB on-chip Flash for user-defined loader (LDROM) 4 KB non-readble Security Protection ROM (SPROM) Boot Loader Factory pre-loaded 32 KB mask ROM for secure boot procedure Uses SHA-256 and AES-256 to validate data in on-chip Flash and external SPI Flas
Published: |