Datasheet4U Logo Datasheet4U.com

ATF1504BE - High Speed CPLD

Description

The ATF1504BE is a high-performance, high-density complex programmable logic device (CPLD) that utilizes Atmel’s proven electrically-erasable technology.

With 64 logic macrocells and up to 68 inputs, it easily integrates logic from several TTL, SSI, MSI, LSI and classic PLDs.

Features

  • High-performance Fully CMOS, Electrically-erasable Complex Programmable Logic Device.
  • 64 Macrocells.
  • 5 Product Terms per Macrocell, Expandable up to 40 per Macrocell.
  • 5.0 ns Pin-to-pin Propagation Delay.
  • Registered Operation up to 333 MHz.
  • Enhanced Routing Resources.
  • Optimized for 1.8V Operation.
  • 2 I/O Banks to Facilitate Multi-voltage I/O Operation: 1.5V, 1.8V, 2.5V, 3.3V.
  • SSTL2-1 and SSTL3-1 Receiver In-System Pr.

📥 Download Datasheet

Datasheet preview – ATF1504BE

📁 Similar Datasheet

  • ATF1504AS - High-performance Complex Programmable Logic Device (ATMEL)
  • ATF1504ASL - High-performance Complex Programmable Logic Device (ATMEL)
  • ATF1504ASZ - High-performance EE CPLD (ATMEL)
  • ATF1500ABV - High-performance EE PLD (ATMEL)
  • ATF1500AL - High-performance EPLD (ATMEL)
  • ATF1502AS - High-performance EEPROM (ATMEL)
  • ATF1502ASL - High-performance EEPROM (ATMEL)
  • ATF1508AS - High-performance EE PLD (ATMEL)
  • ATF1508AS - 5V 128-Macrocell CPLD (Microchip)
  • ATF1508ASL - 5V 128-Macrocell CPLD (Microchip)
Other Datasheets by ATMEL Corporation

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com Features • High-performance Fully CMOS, Electrically-erasable Complex Programmable Logic Device – 64 Macrocells – 5 Product Terms per Macrocell, Expandable up to 40 per Macrocell – 5.0 ns Pin-to-pin Propagation Delay – Registered Operation up to 333 MHz – Enhanced Routing Resources – Optimized for 1.8V Operation – 2 I/O Banks to Facilitate Multi-voltage I/O Operation: 1.5V, 1.8V, 2.5V, 3.3V – SSTL2-1 and SSTL3-1 Receiver In-System Programming (ISP) Supported – 1.8V ISP Using IEEE 1532 (JTAG) Interface – Boundary-scan Testing to IEEE JTAG Std. 1149.
Published: |