TSPC860 Datasheet PDF - ATMEL Corporation Integrated Communication Processor Specs

TSPC860 - Integrated Communication Processor

Datasheet Summary

Description

The TSPC860 PowerPC QUad Integrated Communication Controller (Power QUICC®) is a versatile one-chip integrated microprocessor and peripheral combination that can be used in a variety of controller applications.

It particularly excels in communications and networking systems.

Features

PowerPC® Single Issue Integer Core.
Precise Exception Model.
Extensive System Development Support.
On-chip Watchpoints and Breakpoints.
Program Flow Tracking.
On-chip Emulation (Once) Development Interface.
High Performance (Dhrystone 2.1: 52 MIPS at 50 MHz, 3.3V, 1.3 Watts Total Power).
Low Power (< 241 mW at 25 MHz, 2.4V Internal, 3.3V I/O-core, Caches, MMUs, I/O).
MPC8XX PowerPC System Interface, Including a Per.

Datasheet Details

Part number	TSPC860
Manufacturer	ATMEL Corporation
File Size	1.67 MB
Description	Integrated Communication Processor
Datasheet	TSPC860 Datasheet
Additional preview pages of the TSPC860 datasheet.

📁 Similar Datasheet

TSPC106 - PCI Bus Bridge Memory Controller (ATMEL)

TSPC603E - PowerPC 603e RISC Microprocessor (Thomson)

TSPC603R - PowerPC 603e RISC Microprocessor Family PID7t-603e (ATMEL)

TSPC740A - RISC Microprocessor (Thomson)

TSPC750A - RISC Microprocessor (Thomson)

TSP-BCMU360 - Battery Controller Module (TRACO POWER)

TSP058A - BI-DIRECTIONAL THYRISTOR SURGE PROTECTOR (Pan Jit International Inc.)

TSP058B - BI-DIRECTIONAL THYRISTOR SURGE PROTECTOR (Pan Jit International Inc.)

TSP058C - BI-DIRECTIONAL THYRISTOR SURGE PROTECTOR (Pan Jit International Inc.)

TSP058SA - BI-DIRECTIONAL THYRISTOR SURGE PROTECTOR (Pan Jit International Inc.)

Full PDF Text Transcription

Click to expand full text

Features • PowerPC® Single Issue Integer Core • Precise Exception Model • Extensive System Development Support – On-chip Watchpoints and Breakpoints – Program Flow Tracking – On-chip Emulation (Once) Development Interface • High Performance (Dhrystone 2.1: 52 MIPS at 50 MHz, 3.3V, 1.3 Watts Total Power) • Low Power (< 241 mW at 25 MHz, 2.4V Internal, 3.3V I/O-core, Caches, MMUs, I/O) • MPC8XX PowerPC System Interface, Including a Periodic Interrupt Timer, a Bus Monitor, and Real-time Clocks • Single Issue, 32-bit Version of the Embedded PowerPC Core (Fully Compatible with Book 1 of the PowerPC Architecture Definition) with 32 × 32-bit Fixed Point Registers – Embedded PowerPC Performs Branch Folding, Branch Prediction with www.DataSheet4U.

Published: May 21, 2008 |