Datasheet4U Logo Datasheet4U.com

ATUC128D4 - 32-bit AVR Microcontroller

Download the ATUC128D4 datasheet PDF. This datasheet also covers the ATUC128D3 variant, as both devices belong to the same 32-bit avr microcontroller family and are provided as variant models within a single manufacturer datasheet.

Description

The UC3D is a complete System-On-Chip microcontroller based on the AVR32UC RISC processor running at frequencies up to 48MHz.

Features

  • High Performance, Low Power 32-bit AVR® Microcontroller.
  • Compact Single-Cycle RISC Instruction Set Including DSP Instructions.
  • Read-Modify-Write Instructions and Atomic Bit Manipulation.
  • Performance.
  • Up to 61 DMIPS Running at 48MHz from Flash (1 Flash Wait State).
  • Up to 34 DMIPS Running at 24MHz from Flash (0 Flash Wait State).
  • Multi-Hierarchy Bus System.
  • High-Performance Data Transfers on Separate Buses for Increased Perfo.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (ATUC128D3-ATMEL.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Features • High Performance, Low Power 32-bit AVR® Microcontroller – Compact Single-Cycle RISC Instruction Set Including DSP Instructions – Read-Modify-Write Instructions and Atomic Bit Manipulation – Performance • Up to 61 DMIPS Running at 48MHz from Flash (1 Flash Wait State) • Up to 34 DMIPS Running at 24MHz from Flash (0 Flash Wait State) • Multi-Hierarchy Bus System – High-Performance Data Transfers on Separate Buses for Increased Performance – 7 Peripheral DMA Channels Improve Speed for Peripheral Communication • Internal High-Speed Flash – 128Kbytes, and 64Kbytes Versions – Single-Cycle Access up to 24MHz – Prefetch Buffer Optimizing Instruction Execution at Maximum Speed – 4ms Page Programming Time and 8ms Full-Chip Erase Time – 100,000 Write Cycles, 15-year Data Retention Capabili
Published: |