Download Tiny12 Datasheet PDF
Tiny12 page 2
Page 2
Tiny12 page 3
Page 3

Tiny12 Description

The ATtiny11/12 is a low-power CMOS 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny11/12 achieves throughputs approaching 1 MIPS per MHz, allowing the system designer to optimize power consumption versus processing speed. The AVR core bines a rich instruction set with 32 general-purpose working registers.

Tiny12 Key Features

  • Utilizes the AVR® RISC Architecture
  • High-performance and Low-power 8-bit RISC Architecture
  • 90 Powerful Instructions
  • Most Single Clock Cycle Execution
  • 32 x 8 General Purpose Working Registers
  • Up to 8 MIPS Throughput at 8 MHz Nonvolatile Program and Data Memory
  • 1K Byte of Flash Program Memory In-System Programmable (ATtiny12) Endurance: 1,000 Write/Erase Cycles (ATtiny11/12)
  • 64 Bytes of In-System Programmable EEPROM Data Memory for ATtiny12 Endurance: 100,000 Write/Erase Cycles
  • Programming Lock for Flash Program and EEPROM Data Security Peripheral Features
  • Interrupt and Wake-up on Pin Change