Datasheet4U Logo Datasheet4U.com

54SXxx - General Purpose SDRAM Controller

This page provides the datasheet information for the 54SXxx, a member of the 54SX08 General Purpose SDRAM Controller family.

Datasheet Summary

Description

This is the system clock.

The controller can transfer data at this rate during bursts.

This is a reset signal.

📥 Download Datasheet

Datasheet preview – 54SXxx

Datasheet Details

Part number 54SXxx
Manufacturer Actel
File Size 92.55 KB
Description General Purpose SDRAM Controller
Datasheet download datasheet 54SXxx Datasheet
Additional preview pages of the 54SXxx datasheet.

📁 Similar Datasheet

  • 54S04 - HEX INVERTING GATES (National Semiconductor)
  • 54S08 - Quad 2-Input AND Gates (National Semiconductor)
  • 54S08 - Quadruple 2-Input Positive-AND Gates (Texas Instruments)
  • 54S10 - STTL type three 3-input NAND gate (TW)
  • 54S112 - STTL double-J-K flip-flop (TW)
  • 54S138 - STTL type 3-to-8 line decoder/demodulator (BDTIC)
  • 54S15 - STTL type three 3-input AND gate (TW)
  • 54S161 - Synchronous 4-Bit Binary Counters (National Semiconductor)
  • 54S163 - Synchronous 4-Bit Binary Counters (National Semiconductor)
  • 54S189 - 64-Bit Bipolar Scratch Pad Memory (Signetics)
Other Datasheets by Actel

Full PDF Text Transcription

Click to expand full text
v2.0 General-Purpose SDRAM Controller SD R A M Co n t r o l l er Fu nc t i o na l D es cr i p t i o n The general-purpose SDRAM controller is designed to provide simplified control of many different sizes of SDRAMs. The controller architecture provides control for data bursts by linearly incrementing the address. The user starts a burst at a specified address and the burst continues until the user terminates it. SD R A M Co n t r o l l er Si g na l s CLK RESET_N ACTIVATE WR_CYC ADDR CYC_DONE WR_BE_DONE RD_BE_DONE RD_BE_RDY WR_BE_RDY MADDR CSn RASn CASn WEn BA DQM CKE The SDRAM controller communicates with a user’s functions and drives the control signals into the SDRAM.
Published: |