Datasheet4U Logo Datasheet4U.com

EX256-xxx - eX Family FPGAs

Download the EX256-xxx datasheet PDF. This datasheet also covers the EX256 variant, as both devices belong to the same ex family fpgas family and are provided as variant models within a single manufacturer datasheet.

General Description

1-1 eX Family Architecture

.

.

.

Key Features

  • s.
  • High-Performance, Low-Power Antifuse FPGA LP/Sleep Mode for Additional Power Savings Advanced Small-Footprint Packages Hot-Swap Compliant I/Os Single-Chip Solution Nonvolatile Live on Power-Up No Power-Up/Down Sequence Required for Supply Voltages Configurable Weak-Resistor Pull-Up or Pull-Down for Tristated Outputs during Power-Up Individual Output Slew Rate Control 2.5V, 3.3V, and 5.0V Mixed-Voltage Operation with 5.0V Input Tolera.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (EX256_Actel.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number EX256-xxx
Manufacturer Actel
File Size 357.10 KB
Description eX Family FPGAs
Datasheet download datasheet EX256-xxx Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
EX2 Automotive Relays NEC
EX2-2U1S Automotive Relays NEC
EX204001 LCD Module ETC
EX242001 LCD Module ETC
EX29DL320 Simultaneous Operation Flash Memory Excel Semiconductor

Other Datasheets by Actel

Part Number Description
EX256 eX Family FPGAs

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
v4.2 eX Family FPGAs FuseLock Leading Edge Performance • • • 240 MHz System Performance 350 MHz Internal Performance 3.9 ns Clock-to-Out (Pad-to-Pad) • • • • • • Specifications • • • • 3,000 to 12,000 Available System Gates Maximum 512 Flip-Flops (Using CC Macros) 0.22µm CMOS Process Technology Up to 132 User-Programmable I/O Pins • • • • • Features • • • • • • High-Performance, Low-Power Antifuse FPGA LP/Sleep Mode for Additional Power Savings Advanced Small-Footprint Packages Hot-Swap Compliant I/Os Single-Chip Solution Nonvolatile Live on Power-Up No Power-Up/Down Sequence Required for Supply Voltages Configurable Weak-Resistor Pull-Up or Pull-Down for Tristated Outputs during Power-Up Individual Output Slew Rate Control 2.5V, 3.3V, and 5.0V Mixed-Voltage Operation with 5.