Datasheet4U Logo Datasheet4U.com

AT25DF256 - SPI Serial Flash Memory

General Description

The Adesto® AT25DF256 is a serial interface Flash memory device designed for use in a wide variety of high-volume consumer based applications in which program code is shadowed from Flash memory into embedded or external RAM for execution.

Key Features

  • Single 1.65V - 3.6V Supply.
  • Serial Peripheral Interface (SPI) Compatible.
  • Supports SPI Modes 0 and 3.
  • Supports Dual Output Read.
  • 104MHz Maximum Operating Frequency.
  • Clock-to-Output (tV) of 6 ns.
  • Flexible, Optimized Erase Architecture for Code + Data Storage.

📥 Download Datasheet

Datasheet Details

Part number AT25DF256
Manufacturer Adesto
File Size 2.38 MB
Description SPI Serial Flash Memory
Datasheet download datasheet AT25DF256 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AT25DF021 2-Megabit 2.3-volt or 2.7-volt Minimum SPI Serial Flash Memory Adesto Technologies
AT25DF021A 1.65V Minimum SPI Serial Flash Memory Adesto Technologies
AT25DF041A 4-megabit 2.7-volt Only Serial Firmware DataFlash Memory ATMEL Corporation
AT25DF081 8-megabit 1.65-volt Minimum SPI Serial Flash Memory ATMEL Corporation
AT25DF081A 8-Mbit 2.7V Minimum Serial Peripheral Interface Serial Flash Memory ATMEL Corporation

Other Datasheets by Adesto

Part Number Description
AT25DF011 SPI Serial Flash Memory
AT25DF041A 4-megabit 2.3-volt or 2.7-volt Minimum SPI Serial Flash Memory
AT25DF041B SPI Serial Flash Memory
AT25DF081A 8-Mbit 2.7V Minimum SPI Serial Flash Memory
AT25DF161 16-Megabit 2.3V or 2.7V Minimum SPI Serial Flash Memory

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
AT25DF256 256-Kbit, 1.65V Minimum SPI Serial Flash Memory with Dual-Read Support Features  Single 1.65V - 3.6V Supply  Serial Peripheral Interface (SPI) Compatible  Supports SPI Modes 0 and 3  Supports Dual Output Read  104MHz Maximum Operating Frequency  Clock-to-Output (tV) of 6 ns  Flexible, Optimized Erase Architecture for Code + Data Storage Applications  Small (256-Byte) Page Erase  Uniform 4-Kbyte Block Erase  Uniform 32-Kbyte Block Erase  Full Chip Erase  Hardware Controlled Locking of Protected Sectors via WP Pin  128-byte, One-Time Programmable (OTP) Security Register  64 bytes factory programmed with a unique identifier  64 bytes user programmable  Flexible Programming  Byte/Page Program (1 to 256 Bytes)  Fast Program and Erase Times  1.