Datasheet4U Logo Datasheet4U.com

AT25F512B - 512-Kbit 2.7V Minimum SPI Serial Flash Memory

General Description

The Adesto® AT25F512B is a serial interface Flash memory device designed for use in a wide variety of high-volume consumer based applications in which program code is shadowed from Flash memory into embedded or external RAM for execution.

Key Features

  • Single 2.7V - 3.6V Supply.
  • Serial Peripheral Interface (SPI) Compatible.
  • Supports SPI Modes 0 and 3.
  • 70 MHz Maximum Operating Frequency.
  • Clock-to-Output (tV) of 6 ns Maximum.
  • Flexible, Optimized Erase Architecture for Code + Data Storage.

📥 Download Datasheet

Datasheet Details

Part number AT25F512B
Manufacturer Adesto
File Size 548.27 KB
Description 512-Kbit 2.7V Minimum SPI Serial Flash Memory
Datasheet download datasheet AT25F512B Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AT25F512B 512-Kilobit 2.7-volt Minimum SPI Serial Flash Memory ATMEL Corporation
AT25F512 SPI Serial Memory ATMEL Corporation
AT25F512A 512Kbit High Speed SPI Serial Flash Memory ATMEL Corporation
AT25F1024 SPI Serial Memory ATMEL Corporation
AT25F1024A SPI Serial Memory ATMEL Corporation

Other Datasheets by Adesto

Part Number Description
AT25BCM512B 512-Kilobit 2.7-volt Minimum SPI Serial Flash Memory
AT25DF011 SPI Serial Flash Memory
AT25DF041A 4-megabit 2.3-volt or 2.7-volt Minimum SPI Serial Flash Memory
AT25DF041B SPI Serial Flash Memory
AT25DF081A 8-Mbit 2.7V Minimum SPI Serial Flash Memory

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Features • Single 2.7V - 3.6V Supply • Serial Peripheral Interface (SPI) Compatible – Supports SPI Modes 0 and 3 • 70 MHz Maximum Operating Frequency – Clock-to-Output (tV) of 6 ns Maximum • Flexible, Optimized Erase Architecture for Code + Data Storage Applications – Uniform 4-Kbyte Block Erase – Uniform 32-Kbyte Block Erase – Full Chip Erase • Hardware Controlled Locking of Protected Sectors via WP Pin • 128-Byte Programmable OTP Security Register • Flexible Programming – Byte/Page Program (1 to 256 Bytes) • Fast Program and Erase Times – 2.