Datasheet4U Logo Datasheet4U.com

UT54ACS630 - RadHard EDAC

Datasheet Summary

Description

The UT54ACS630 is a RadHard 16-bit parallel error detection and correction circuit.

It uses a modified Hamming code to generate a 6-bit checkword from each 16-bit data word.

Features

  •  DC operating voltage range 4.5V to 5.5V  Input logic levels - VIL = 30% of VCC - VIH = 70% of VCC  Fast propagation delay 11ns (max)  m Commercial RadHardTM CMOS - Total dose: 100K rad(Si) - Single Event Latchup immune - SEU Onset LET: >108 MeV-cm2/mg  Standard Microcircuit Drawing 5962-06239 - QML Q and V  Package: - 28-lead flatpack.

📥 Download Datasheet

Datasheet preview – UT54ACS630

Datasheet Details

Part number UT54ACS630
Manufacturer Aeroflex Circuit Technology
File Size 139.39 KB
Description RadHard EDAC
Datasheet download datasheet UT54ACS630 Datasheet
Additional preview pages of the UT54ACS630 datasheet.
Other Datasheets by Aeroflex Circuit Technology

Full PDF Text Transcription

Click to expand full text
Standard Products UT54ACS630 RadHard EDAC Datasheet May 16, 2012 www.aeroflex.com/radhard FEATURES  DC operating voltage range 4.5V to 5.5V  Input logic levels - VIL = 30% of VCC - VIH = 70% of VCC  Fast propagation delay 11ns (max)  m Commercial RadHardTM CMOS - Total dose: 100K rad(Si) - Single Event Latchup immune - SEU Onset LET: >108 MeV-cm2/mg  Standard Microcircuit Drawing 5962-06239 - QML Q and V  Package: - 28-lead flatpack DESCRIPTION The UT54ACS630 is a RadHard 16-bit parallel error detection and correction circuit. It uses a modified Hamming code to generate a 6-bit checkword from each 16-bit data word. The checkword is stored with the data word during a memory write cycle; during a memory read cycle a 22-bit word is taken from memory and checked for errors.
Published: |