Datasheet4U Logo Datasheet4U.com

HPFC-5000 - Fibre Channel Interface Controller

This page provides the datasheet information for the HPFC-5000, a member of the HPFC-5000C Fibre Channel Interface Controller family.

Description

Tachyon is a fundamental building block compatible with Agilent Technologies’ Fibre Channel solution which includes interface controllers, physical link modules, adapters, switches and disk drives.

Features

  • Single chip Fibre Channel interface (no I/O processor required).
  • Supports 1062, 531 and 266 Mbaud links.
  • Supports 3 topologies.
  • direct connect, fabric and Fibre Channel Arbitrated Loop (FC-AL).
  • Supports Fibre Channel Class 1, 2 and 3 services.
  • Supports up to 2 Kbyte frame payload for all classes of service.
  • Sequence segmentation/reassembly in hardware.
  • Automatic ACK frame generation and processing.
  • On-chip support.

📥 Download Datasheet

Datasheet preview – HPFC-5000

Datasheet Details

Part number HPFC-5000
Manufacturer Agilent Technologies
File Size 98.12 KB
Description Fibre Channel Interface Controller
Datasheet download datasheet HPFC-5000 Datasheet
Additional preview pages of the HPFC-5000 datasheet.

📁 Similar Datasheet

  • HPFC-5100C - Tachyon TL 33 MHz PCI to Fibre Channel Controller (Agilent)
  • HPFC-5400 - Tachyon DX2 Dual Channel Fibre Channel IC (Agilent)
  • HPF0402 - Thick Film Chip Resistor (HITANO)
  • HPF0603 - Thick Film Chip Resistor (HITANO)
  • HPF0805 - Thick Film Chip Resistor (HITANO)
  • HPF1206 - Thick Film Chip Resistor (HITANO)
  • HPF1210 - Thick Film Chip Resistor (HITANO)
  • HPF2010 - Thick Film Chip Resistor (HITANO)
  • HPF2512 - Thick Film Chip Resistor (HITANO)
  • HPF600R120PC-G - Silicon N-Channel Power MOSFET (CR Micro)
Other Datasheets by Agilent Technologies

    Full PDF Text Transcription

    Click to expand full text
    w w at .D w h S a ee U 4 t mAgilent HPFC-5000 Tachyon o .c Fibre Channel Interface Controller Product Brief Internal Block Diagram The Internal Block Diagram in Figure 1 below shows the high-level chip architecture for Tachyon. Inbound Message Queue Inbound Data MFS SFS Buffer Buffer Queue Queue Outbound Host-Based Data Structures Command Queue SCSI Exchange State Table High-Priority Command Queue Backplane Interface Inbound Block Mover Inbound Message Channel Inbound SFS and MFS Buffer Channels SCSI Read/Write Channel Inbound Data Manager Inbound Data FIFO Receive w Inbound Sequence Manager w .
    Published: |