Datasheet Details
| Part number | AS4C128M16MD4V-062BAN |
|---|---|
| Manufacturer | Alliance Semiconductor |
| File Size | 2.91 MB |
| Description | 2Gbit LPDDR4X SDRAM |
| Download | AS4C128M16MD4V-062BAN Download (PDF) |
|
|
|
Overview: Revision History For 2Gbit /4Gbit/8Gbit LPDDR4X SDRAM 200ball FBGA Package Revision Rev 1.0 Rev 1.1 Details Initial Release Add 2Gb,4Gb LPDDR4X Date Mar 2021 Apr 2023 Confidential -1/65- Rev. 1.1 Apr. 2023 1 Overview The Alliance LPDDR4X SDRAM is organized as 1 or 2 channels per device, and individual channel is 8-banks and 16-bits. This product uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 16n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. This product offers fully synchronous operations referenced to both rising and falling edges of the clock. The data paths are internally pipelined and 16n bits prefetched to achieve very high bandwidth. 1.
| Part number | AS4C128M16MD4V-062BAN |
|---|---|
| Manufacturer | Alliance Semiconductor |
| File Size | 2.91 MB |
| Description | 2Gbit LPDDR4X SDRAM |
| Download | AS4C128M16MD4V-062BAN Download (PDF) |
|
|
|
Compare AS4C128M16MD4V-062BAN distributor prices and check real-time stock availability from major suppliers. Prices and inventory may vary by region and order quantity.
| Part Number | Description |
|---|---|
| AS4C128M16MD4-062BAN | 2Gb/4Gb/8Gb LPDDR4 |
| AS4C128M16D2A-25BCN | 2Gb DDR2 |
| AS4C128M16D2A-25BIN | 2Gb DDR2 |
| AS4C128M16D3A-12BIN | 2Gb Double-Data-Rate-3 DRAM |
| AS4C128M16D3B-12BCN | Double-data-rate architecture |
| AS4C128M16D3C-93BCN | 128M x 16 bit DDR3 Synchronous DRAM |
| AS4C128M16D3LA-12BIN | 128M x 16 bit DDR3L Synchronous DRAM |
| AS4C128M16D3LB-12BCN | Double-data-rate architecture |
| AS4C128M16D3LB-12BIN | 2G DDR3L |
| AS4C128M16D3LC-12BCN | 128M x 16 bit DDR3L Synchronous DRAM |