AS4C128M8D2A Datasheet PDF (128M x 8 DDR2) | Download Alliance Semiconductor AS4C128M8D2A

AS4C128M8D2A - 128M x 8 DDR2

Features

JEDEC Standard Compliant.
JEDEC standard 1.8V I/O (SSTL_18-compatible).
Power supplies: VDD & VDDQ = +1.8V  0.1V.
Operating temperature: TC = 0~85°C (Commercial) TC = -40~95°C (Industrial).
Supports JEDEC clock jitter specification.
Fully synchronous operation.
Fast clock rate: 400 MHz.
Differential Clock, CK & CK#.
Bidirectional single/differential data strobe.
8 internal banks for concurrent operation.
4-bit prefetch architecture.
I.

Datasheet Details

Part number	AS4C128M8D2A
Manufacturer	Alliance Semiconductor
File Size	1.43 MB
Description	128M x 8 DDR2
Datasheet	AS4C128M8D2A Datasheet
Additional preview pages of the AS4C128M8D2A datasheet.

📁 Similar Datasheet

AS4C1259 - 256K x 1 DRAM (Austin Semiconductor)

AS4C1259883C - 256K x 1 DRAM (Austin Semiconductor)

AS4C1024 - 1M x 1 DRAM (Austin Semiconductor)

AS4C1M16S - 1M x 16 bit Synchronous DRAM (Alliance Memory)

AS4C1M16S-C - 1M x 16 bit Synchronous DRAM (Alliance Memory)

AS4C1M16S-I - 1M x 16 bit Synchronous DRAM (Alliance Memory)

AS4C4067 - 64K x 4 DRAM (Austin Semiconductor)

AS4C4256 - (Austin Semiconductor)

AS4C4256883C - 256K x 4 DRAM (Austin Semiconductor)

AS4C4M4 - 16M FPM DRAM (Austin Semiconductor)

Full PDF Text Transcription

Click to expand full text

AS4C128M8D2A Revision History 128Mx8 DDR2 AS4C128M8D2A 60ball FBGA PACKAGE Revision Details Rev 1.0 Preliminary datasheet Date Jan. 2018 Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070 TEL: (650) 610-6800 FAX: (650) 620-9211 Alliance Memory Inc. reserves the right to change products or specification without notice Confidential - 1 of 65 - Rev.1.0 Jan.2018 AS4C128M8D2A 128M x 8 bit DDRII Synchronous DRAM (SDRAM) Advance (Rev. 1.0, Jan. /2018) Features  JEDEC Standard Compliant  JEDEC standard 1.8V I/O (SSTL_18-compatible)  Power supplies: VDD & VDDQ = +1.8V  0.

Published: Aug 21, 2025 |