Datasheet4U Logo Datasheet4U.com

AS4C64M32MD4-062BAN - 2Gb/4Gb/8Gb LPDDR4

Download the AS4C64M32MD4-062BAN datasheet PDF. This datasheet also covers the AS4C128M16MD4-062BAN variant, as both devices belong to the same 2gb/4gb/8gb lpddr4 family and are provided as variant models within a single manufacturer datasheet.

Key Features

  • The 2Gb/4Gb/8Gb LPDDR4 SDRAM offers the following key features:.
  • Configuration: - x32 for 2-channels per device (AS4C64M32MD4 , AS4C128M32MD4, AS4C256M32MD4) - x16 for 1-channel per device (AS4C128M16MD4, AS4C256M16MD4) - 8 internal banks per each channel.
  • On-Chip ECC: - Single-bit error correction (per 64-bits), which will maximize reliability - Optional ERR output signal per channel, which indicates ECC event occurrence - ECC Register, which controls ECC function.
  • Low-voltage C.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (AS4C128M16MD4-062BAN-AllianceSemiconductor.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number AS4C64M32MD4-062BAN
Manufacturer Alliance Semiconductor
File Size 1.24 MB
Description 2Gb/4Gb/8Gb LPDDR4
Datasheet download datasheet AS4C64M32MD4-062BAN Datasheet

Other Datasheets by Alliance Semiconductor

Part Number Description
AS4C64M16D1 64M x 16 bit DDR1 Synchronous DRAM
AS4C64M16D1A 1Gb SDRAM
AS4C64M16D1A-6BIN 1Gb SDRAM
AS4C64M16D1A-6TCN 1Gb SDRAM
AS4C64M16D1A-6TIN 1Gb SDRAM
AS4C64M16D2 1Gb (64M x 16 bit) DDRII Synchronous DRAM (SDRAM)
AS4C64M16D3 1Gb (64M x 16) bit DDR3 Synchronous DRAM
AS4C64M16MD1 1 Gb (64M x 16 bit) 1.8v High Performance Mobile DDR SDRAM
AS4C64M16MD2-25BCN SDRAM
AS4C64M16MD2A-25BIN 1G (64M x 16 and 32M x 32) Low Power DDR2 SDRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
2Gb/4Gb/8Gb LPDDR4 Revision History For 2Gb/4Gb/8Gb LPDDR4 200ball FBGA Package Revision Rev 1.0 Rev 1.1 Details Initial Release Updates in Table.1, Table.27, 28 & MR1 notes Date Aug 2020 Mar 2021 Confidential - 1 of 64 - Rev. 1.1 Mar. 2020 2Gb/4Gb/8Gb LPDDR4 1 Overview The LPDDR4 SDRAM is organized as 1 or 2 channels per device, and individual channel is 8-banks and 16-bits. This product uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 16n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. This product offers fully synchronous operations referenced to both rising and falling edges of the clock.