Datasheet4U Logo Datasheet4U.com

ASM2P20807A - 2.5V CMOS 1-TO-10 CLOCK DRIVER

General Description

The ASM2P20807A is a 2.5V compatible, high speed, low noise, 1:10 fanout, non-inverting clock buffer.

The large fanout from a single input reduces loading on the preceding driver and provides an efficient clock distribution network.

Key Features

  • High frequency > 150MHz.
  • Guaranteed low skew < 150pS (max. ) between any two outputs.
  • Very low duty cycle distortion < 300pS.
  • High speed: propagation delay < 3nS.
  • Very low CMOS power levels.
  • TTL compatible inputs and outputs.
  • 1:10 fanout.
  • Maximum output rise and fall time < 1.25nS (max. ).
  • Low input capacitance: 3pF (typ).
  • 2.5V Supply Voltage.
  • Available in SSOP and QSOP Packages Block Diagram Produ.

📥 Download Datasheet

Datasheet Details

Part number ASM2P20807A
Manufacturer Alliance Semiconductor
File Size 462.45 KB
Description 2.5V CMOS 1-TO-10 CLOCK DRIVER
Datasheet download datasheet ASM2P20807A Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ASM2P2304NZ Four Output PCI-X and General Purpose Buffer ON Semiconductor
ASM2P2304NZ Four Output PCI-X and General Purpose Buffer PulseCore
ASM2P2310A 2.5-V TO 3.3-V High-Performance Clock Buffer PulseCore
ASM2P3807A 3.3V CMOS 1-TO-10 CLOCK DRIVER PulseCore
ASM2P3807AH 3.3V CMOS 1-TO-10 CLOCK DRIVER PulseCore

Other Datasheets by Alliance Semiconductor

Part Number Description
ASM2P20805A 2.5V CMOS Dual 1-To-5 Clock Driver
ASM2P2304NZ Four Output PCI-X and General Purpose Buffer
ASM2P2309NZ Nine Output 3.3V Buffer
ASM2I2310ANZ 3.3V SDRAM Buffer
ASM2I2313ANZ 3.3V SDRAM Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
June 2005 rev 0.2 ASM2P20807A 2.5V CMOS 1-TO-10 CLOCK DRIVER Features • High frequency > 150MHz • Guaranteed low skew < 150pS (max.) between any two outputs • Very low duty cycle distortion < 300pS • High speed: propagation delay < 3nS • Very low CMOS power levels • TTL compatible inputs and outputs • 1:10 fanout • Maximum output rise and fall time < 1.25nS (max.) • Low input capacitance: 3pF (typ) • 2.5V Supply Voltage • Available in SSOP and QSOP Packages Block Diagram Product Description The ASM2P20807A is a 2.5V compatible, high speed, low noise, 1:10 fanout, non-inverting clock buffer. The large fanout from a single input reduces loading on the preceding driver and provides an efficient clock distribution network.