EPF10K100B - Embedded Programmable Logic Device

Altera Corporation

Datasheet Details

Part number	EPF10K100B
Manufacturer	Altera Corporation
File Size	82.15 KB
Description	Embedded Programmable Logic Device
Datasheet	EPF10K100B Datasheet
Additional preview pages of the EPF10K100B datasheet.

📁 Similar Datasheet

EPF10K10 - Programmable Logic (Altera)
EPF10K10A - Programmable Logic (Altera)
EPF10K20 - Programmable Logic (Altera)
EPF10K30 - Programmable Logic (Altera)
EPF10K30A - Programmable Logic (Altera)
EPF10K40 - Programmable Logic (Altera)
EPF10K50 - Programmable Logic (Altera)
EPF10K50V - Programmable Logic (Altera)
EPF011A - MCU (Explore)
EPF011C - MCU (Explore)

Other Datasheets by Altera Corporation

EPF10K30E - Embedded Programmable Logic Device
EPF10K50E - Embedded Programmable Logic Device
EPF10K50S - Embedded Programmable Logic Device
EPF6000 - (EPF6000 Series) Programmable Logic Device
EPF6010A - (EPF6000 Series) Programmable Logic Device
EPF6016 - (EPF6000 Series) Programmable Logic Device
EPF6016A - (EPF6000 Series) Programmable Logic Device
EPF6024A - (EPF6000 Series) Programmable Logic Device

Full PDF Text Transcription

Click to expand full text

EPF10K100B ® Embedded Programmable Logic Device Errata Sheet July 1998, ver. 1 Preliminary Information This errata sheet provides updated information for Revision A and Revision B EPF10K100B devices. The die revision is indicated by the third digit of the nine-digit code on the top side of the device. Revision C and higher EPF10K100B devices do not exhibit the conditions described in this document. Under certain voltage conditions, the output buffer delay for Revision A and Revision B EPF10K100B devices is slower than the reported value for I/O pins with the Slow Slew Rate option turned on in the MAX+PLUS® II software. The MAX+PLUS II version 9.0 Timing Analyzer and Simulator report an added output delay of 4.5 ns when the Slow Slew Rate option is turned on.

Published: Jul 19, 2007 |