Datasheet4U Logo Datasheet4U.com

EPM7512AE - Programmable Logic Device

Description

MAX 7000A (including MAX 7000AE) devices are high-density, highperformance devices based on Altera’s second-generation MAX architecture.

Features

  • High-performance 3.3-V EEPROM-based programmable logic devices (PLDs) built on second-generation Multiple Array MatriX (MAX®) architecture (see Table 1) 3.3-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with advanced pin-locking capability.
  • MAX 7000AE device in-system programmability (ISP) circuitry compliant with IEEE Std. 1532.
  • EPM7128A and EPM7256A device I.

📥 Download Datasheet

Datasheet preview – EPM7512AE

Datasheet Details

Part number EPM7512AE
Manufacturer Altera Corporation
File Size 943.86 KB
Description Programmable Logic Device
Datasheet download datasheet EPM7512AE Datasheet
Additional preview pages of the EPM7512AE datasheet.

📁 Similar Datasheet

  • EPM7032 - Programmable Logic (Altera)
  • EPM7064 - Programmable Logic (Altera)
  • EPM7096 - Programmable Logic (Altera)
  • EPM7128E - Programmable Logic (Altera)
  • EPM7128EPLD - Programmable Logic Device (Altera)
  • EPM7160E - Programmable Logic (Altera)
  • EPM7160EPLD - High Performance 160-Macrocell Device (Altera)
  • EPM7192E - Programmable Logic (Altera)
  • EPM7256E - Programmable Logic (Altera)
  • EPM-14 - AMD LX 800 Based SBC (VERSALOGIC)
Other Datasheets by Altera Corporation
  • EPM7512B - (EPM7000B) Programmable Logic Device
  • EPM7000B - (EPM7000B) Programmable Logic Device
  • EPM7032AE - Programmable Logic Device
  • EPM7032B - (EPM7000B) Programmable Logic Device
  • EPM7064AE - Programmable Logic Device
  • EPM7064B - (EPM7000B) Programmable Logic Device
  • EPM7128AE - Programmable Logic Device
  • EPM7128B - (EPM7000B) Programmable Logic Device

Full PDF Text Transcription

Click to expand full text
MAX 7000A ® Includes MAX 7000AE Programmable Logic Device Data Sheet October 2002, ver. 4.3 Features... ■ ■ ■ ■ ■ ■ ■ ■ High-performance 3.3-V EEPROM-based programmable logic devices (PLDs) built on second-generation Multiple Array MatriX (MAX®) architecture (see Table 1) 3.3-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with advanced pin-locking capability – MAX 7000AE device in-system programmability (ISP) circuitry compliant with IEEE Std. 1532 – EPM7128A and EPM7256A device ISP circuitry compatible with IEEE Std. 1532 Built-in boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.
Published: |