Datasheet4U Logo Datasheet4U.com

EPM9480 - Max 9000(a) Programmable Logic Device Family (6k Gates)

This page provides the datasheet information for the EPM9480, a member of the EPM9320 Max 9000(a) Programmable Logic Device Family (6k Gates) family.

Description

The MAX 9000 family of in-system-programmable, high-density, highperformance EPLDs is based on Altera’s third-generation MAX architecture.

Features

  • High-performance CMOS EEPROM-based programmable logic devices (PLDs) built on third-generation Multiple Array MatriX (MAX®) architecture 5.0-V in-system programmability (ISP) through built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface Built-in JTAG boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1-1990 High-density erasable programmable logic device (EPLD) family ranging from 6,000 to.

📥 Download Datasheet

Datasheet preview – EPM9480

Datasheet Details

Part number EPM9480
Manufacturer Altera Corporation
File Size 540.99 KB
Description Max 9000(a) Programmable Logic Device Family (6k Gates)
Datasheet download datasheet EPM9480 Datasheet
Additional preview pages of the EPM9480 datasheet.
Other Datasheets by Altera Corporation

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com ® Includes MAX 9000A MAX 9000 Programmable Logic Device Family Data Sheet December 2002, ver. 6.4 Features... ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ High-performance CMOS EEPROM-based programmable logic devices (PLDs) built on third-generation Multiple Array MatriX (MAX®) architecture 5.0-V in-system programmability (ISP) through built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface Built-in JTAG boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.
Published: |