Datasheet4U Logo Datasheet4U.com

BLM7G1822S-80ABG - LDMOS 2-stage power MMIC

This page provides the datasheet information for the BLM7G1822S-80ABG, a member of the BLM7G1822S-80AB LDMOS 2-stage power MMIC family.

Datasheet Summary

Description

The BLM7G1822S-80AB(G) is a dual section, asymmetric, 2-stage power MMIC using Ampleon’s state of the art GEN7 LDMOS technology.

This multiband device is perfectly suited as small cell final stage in Doherty configuration, or as general purpose driver in the 1805 MHz to 2170 MHz frequency range.

📥 Download Datasheet

Datasheet preview – BLM7G1822S-80ABG

Datasheet Details

Part number BLM7G1822S-80ABG
Manufacturer Ampleon
File Size 525.41 KB
Description LDMOS 2-stage power MMIC
Datasheet download datasheet BLM7G1822S-80ABG Datasheet
Additional preview pages of the BLM7G1822S-80ABG datasheet.

📁 Similar Datasheet

  • BLM7002 - N-Channel Enhancement Mode Power MOSFET (BELLING)
  • BLM7002K - N-Channel Enhancement Mode Power MOSFET (BELLING)
  • BLM-142 - Linear Motors (Aerotech)
  • BLM-203 - Linear Motors (Aerotech)
  • BLM-264 - Linear Motors (Aerotech)
  • BLM-325 - Linear Motors (Aerotech)
  • BLM-386 - Linear Motors (Aerotech)
  • BLM03AG100SN1 - On-Board Type (DC) EMI Suppression Filters (Murata)
  • BLM03AG121SN1 - On-Board Type (DC) EMI Suppression Filters (Murata)
  • BLM03AG241SN1 - On-Board Type (DC) EMI Suppression Filters (Murata)
Other Datasheets by Ampleon

Full PDF Text Transcription

Click to expand full text
BLM7G1822S-80AB; BLM7G1822S-80ABG LDMOS 2-stage power MMIC Rev. 3 — 1 September 2015 Product data sheet 1. Product profile 1.1 General description The BLM7G1822S-80AB(G) is a dual section, asymmetric, 2-stage power MMIC using Ampleon’s state of the art GEN7 LDMOS technology. This multiband device is perfectly suited as small cell final stage in Doherty configuration, or as general purpose driver in the 1805 MHz to 2170 MHz frequency range. Available in gull wing or straight lead outline. Table 1. Performance Typical RF performance at Tcase = 25 C. Test signal: 3GPP test model 1; 64 DPCH; PAR = 9.9 dB at 0.01% probability on CCDF; specified in a class-AB production circuit.
Published: |