Datasheet4U Logo Datasheet4U.com

AD7172-4 - Sigma-Delta ADC

General Description

Fast and flexible output rate: 1.25 SPS to 31.25 kSPS Channel scan data rate of 6.21 kSPS/channel (161 μs settling) Performance specifications 17.2 noise free bits at 31.25 kSPS 24 noise free bits at 5 SPS INL: ±2 ppm of FSR 85 dB rejection of 50 Hz and 60 Hz with 50 ms settling User configurable i

📥 Download Datasheet

Full PDF Text Transcription for AD7172-4 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for AD7172-4. For precise diagrams, and layout, please refer to the original PDF.

Data Sheet Low Power, 24-Bit, 31.25 kSPS, Sigma-Delta ADC with True Rail-to-Rail Buffers AD7172-4 FEATURES GENERAL DESCRIPTION Fast and flexible output rate: 1.25 SPS to ...

View more extracted text
ATURES GENERAL DESCRIPTION Fast and flexible output rate: 1.25 SPS to 31.25 kSPS Channel scan data rate of 6.21 kSPS/channel (161 μs settling) Performance specifications 17.2 noise free bits at 31.25 kSPS 24 noise free bits at 5 SPS INL: ±2 ppm of FSR 85 dB rejection of 50 Hz and 60 Hz with 50 ms settling User configurable input channels 4 fully differential channels or 8 single-ended channels Crosspoint multiplexer True rail-to-rail analog and reference input buffers Internal or external clock Power supply AVDD1 = 3.0 V to 5.5 V, AVDD2 = IOVDD = 2 V to 5.5 V Split supply with AVDD1 and AVSS at ±2.5 V or ±1.65 V ADC curren