Datasheet4U Logo Datasheet4U.com

AD7960 - 5 MSPS PulSAR Differential ADC

Description

The AD7960 is an 18-bit, 5 MSPS, charge redistribution successive approximation (SAR), analog-to-digital converter (ADC).

The SAR architecture allows unmatched performance both in noise and in linearity.

Features

  • Throughput: 5 MSPS 18-bit resolution with no missing codes Excellent ac and dc performance Dynamic range: 100 dB SNR: 99 dB THD:.
  • 117 dB INL: ±0.8 LSB (typical), ±2 LSB (maximum) DNL: ±0.5 LSB (typical), ±0.99 LSB (maximum) True differential analog input voltage range: ±4.096 V or ±5 V Low power dissipation 46.5 mW at 5 MSPS with external reference buffer (echoed clock mode) 64.5 mW at 5 MSPS with internal reference buffer (echoed clock mode) 39 mW at 5 MSPS with external reference buffe.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AD7216N2L AC-DC / External Freestanding Adapter Emerson
AD7315 Low Quiescent Current Low Dropout CMOS Voltage Regulator Advanced Corporation Limited
AD7318 Low Quiescent Current Low Dropout CMOS Voltage Regulator Advanced Corporation Limited
AD7325 Low Quiescent Current Low Dropout CMOS Voltage Regulator Advanced Corporation Limited
AD7328 Low Quiescent Current Low Dropout CMOS Voltage Regulator Advanced Corporation Limited

Other Datasheets by Analog Devices

Part Number Description
AD7961 5 MSPS PulSAR Differential ADC
AD790 Precision Comparator
AD7902 1 MSPS PulSAR ADC
AD79024 20-Bit Data Acquisition System
AD7903 PulSAR ADC

Full PDF Text Transcription

Click to expand full text
Data Sheet FEATURES Throughput: 5 MSPS 18-bit resolution with no missing codes Excellent ac and dc performance Dynamic range: 100 dB SNR: 99 dB THD: −117 dB INL: ±0.8 LSB (typical), ±2 LSB (maximum) DNL: ±0.5 LSB (typical), ±0.99 LSB (maximum) True differential analog input voltage range: ±4.096 V or ±5 V Low power dissipation 46.5 mW at 5 MSPS with external reference buffer (echoed clock mode) 64.5 mW at 5 MSPS with internal reference buffer (echoed clock mode) 39 mW at 5 MSPS with external reference buffer (self clocked mode, CNV± in CMOS mode) SAR architecture No latency/pipeline delay External reference options: 2.048 V buffered to 4.096 V (internal reference buffer), 4.
Published: |