Datasheet4U Logo Datasheet4U.com

AD8192 - 2:1 HDMI/DVI Switch

Features

  • 2 inputs, 1 output HDMI/DVI links HDMI 1.3a receive and transmit compliant ±7 kV HBM ESD on HDMI input pins 4 TMDS channels per link Supports 250 Mbps to 2.25 Gbps data rates and beyond Supports 25 MHz to 225 MHz pixel clocks and beyond Fully buffered unidirectional inputs/outputs Switchable 50 Ω on-chip input terminations with programmable or automatic control on channel switch Equalized inputs and pre-emphasized outputs Low added jitter Output disable feature for reduced power dissipation Swit.

📥 Download Datasheet

Datasheet preview – AD8192

Datasheet Details

Part number AD8192
Manufacturer Analog Devices
File Size 914.70 KB
Description 2:1 HDMI/DVI Switch
Datasheet download datasheet AD8192 Datasheet
Additional preview pages of the AD8192 datasheet.

📁 Similar Datasheet

  • AD82010 - Mono Filter-less Digital Audio Amplifier (ESMT)
  • AD82050 - Mono Digital Audio Amplifier (ESMT)
  • AD82088 - Mono Digital Audio Amplifier (ESMT)
  • AD82088D - 2x25W Stereo / 1x50W Mono Digital Audio Amplifier (ESMT)
  • AD82120 - Mono Digital Audio Amplifier (ESMT)
  • AD82128 - Digital Audio Amplifier (ESMT)
  • AD82129 - Mono Digital Audio Amplifier (ESMT)
  • AD82178 - Mono Digital Audio Amplifier (ESMT)
  • AD82550A - Stereo Digital Audio Amplifier (Elite Semiconductor Memory Technology)
  • AD82551A - Stereo Digital Audio Amplifier (Elite Semiconductor Memory Technology)
Other Datasheets by Analog Devices

Full PDF Text Transcription

Click to expand full text
2:1 HDMI/DVI Switch with Equalization and DDC/CEC Buffers AD8192 07050–001 FEATURES 2 inputs, 1 output HDMI/DVI links HDMI 1.3a receive and transmit compliant ±7 kV HBM ESD on HDMI input pins 4 TMDS channels per link Supports 250 Mbps to 2.25 Gbps data rates and beyond Supports 25 MHz to 225 MHz pixel clocks and beyond Fully buffered unidirectional inputs/outputs Switchable 50 Ω on-chip input terminations with programmable or automatic control on channel switch Equalized inputs and pre-emphasized outputs Low added jitter Output disable feature for reduced power dissipation Switched output termination for building of larger arrays Bidirectional and cascadable DDC buffers (SDA/SCL) DDC bus logic level translation (3.
Published: |