Datasheet4U Logo Datasheet4U.com

AD9230 - 1.8 V Analog-to-Digital Converter

General Description

The AD9230 is a 12-bit monolithic sampling analog-to-digital converter optimized for high performance, low power, and ease of use.

The product operates at up to a 250 MSPS conversion rate and is optimized for outstanding dynamic performance in wideband carrier and broadband systems.

Key Features

  • SNR = 64.9 dBFS @ fIN up to 70 MHz @ 250 MSPS ENOB of 10.4 @ fIN up to 70 MHz @ 250 MSPS (.
  • 1.0 dBFS) SFDR =.
  • 79 dBc @ fIN up to 70 MHz @ 250 MSPS (.
  • 1.0 dBFS) Excellent linearity DNL = ±0.3 LSB typical INL = ±0.5 LSB typical LVDS at 250 MSPS (ANSI-644 levels) 700 MHz full power analog bandwidth On-chip reference, no external decoupling required Integrated input buffer and track-and-hold Low power dissipation 434 mW @ 250 MSPS.
  • LVDS SDR mode 400 mW @ 250 MSPS.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AD9256 DIGITAL AMPLIFIER POWER STAGE Elite Semiconductor
AD9256H DIGITAL AMPLIFIER POWER STAGE Elite Semiconductor
AD92580 DIGITAL AMPLIFIER POWER STAGE Elite Semiconductor
AD92580C DIGITAL AMPLIFIER POWER STAGE Elite Semiconductor
AD9700 Video Dispaly D/A Converter ETC

Other Datasheets by Analog Devices

Part Number Description
AD9233 1.8V Analog-to-Digital Converter
AD9234 Dual Analog-to-Digital Converter
AD9235 3V A/D Converter
AD9236 A/D Converter
AD9237 Low Power A/D Converter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
12-Bit, 170 MSPS/210 MSPS/250 MSPS, 1.8 V Analog-to-Digital Converter AD9230 FEATURES SNR = 64.9 dBFS @ fIN up to 70 MHz @ 250 MSPS ENOB of 10.4 @ fIN up to 70 MHz @ 250 MSPS (−1.0 dBFS) SFDR = −79 dBc @ fIN up to 70 MHz @ 250 MSPS (−1.0 dBFS) Excellent linearity DNL = ±0.3 LSB typical INL = ±0.5 LSB typical LVDS at 250 MSPS (ANSI-644 levels) 700 MHz full power analog bandwidth On-chip reference, no external decoupling required Integrated input buffer and track-and-hold Low power dissipation 434 mW @ 250 MSPS—LVDS SDR mode 400 mW @ 250 MSPS—LVDS DDR mode Programmable input voltage range 1.0 V to 1.5 V, 1.25 V nominal 1.