AD9246 Datasheet PDF - Analog Devices Analog-to-Digital Converter Specs

AD9246 - Analog-to-Digital Converter

Datasheet Summary

Description

The AD9246 is a monolithic, single 1.8 V supply, 14-bit, 80 MSPS/ 105 MSPS/125 MSPS analog-to-digital converter (ADC), featuring a high performance sample-and-hold amplifier (SHA) and on-chip voltage reference.

Features

1.8 V analog supply operation 1.8 V to 3.3 V output supply SNR = 71.7 dBc (72.7 dBFS) to 70 MHz input SFDR = 85 dBc to 70 MHz input Low power: 395 mW @ 125 MSPS Differential input with 650 MHz bandwidth On-chip voltage reference and sample-and-hold amplifier DNL = ±0.4 LSB Flexible analog input: 1 V p-p to 2 V p-p range Offset binary, Gray code, or twos complement data format Clock duty cycle stabilizer Data output clock Serial port control Built-in selectable digital test pattern generation Pro.

Datasheet Details

Part number	AD9246
Manufacturer	Analog Devices
File Size	1.00 MB
Description	Analog-to-Digital Converter
Datasheet	AD9246 Datasheet
Additional preview pages of the AD9246 datasheet.

📁 Similar Datasheet

AD9256 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)

AD9256H - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)

AD92580 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)

AD92580C - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)

AD9700 - Video Dispaly D/A Converter (ETC)

Full PDF Text Transcription

Click to expand full text

www.DataSheet4U.com 14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Analog-to-Digital Converter AD9246 FEATURES 1.8 V analog supply operation 1.8 V to 3.3 V output supply SNR = 71.7 dBc (72.7 dBFS) to 70 MHz input SFDR = 85 dBc to 70 MHz input Low power: 395 mW @ 125 MSPS Differential input with 650 MHz bandwidth On-chip voltage reference and sample-and-hold amplifier DNL = ±0.4 LSB Flexible analog input: 1 V p-p to 2 V p-p range Offset binary, Gray code, or twos complement data format Clock duty cycle stabilizer Data output clock Serial port control Built-in selectable digital test pattern generation Programmable clock and data alignment FUNCTIONAL BLOCK DIAGRAM AVDD DRVDD AD9246 VIN+ VIN– SHA MDAC1 4 REFT REFB CORRECTION LOGIC 15 OUTPUT BUFFERS VREF SENSE REF SELECT DCO D13 (MSB) D0 (LSB) 0.

Published: Jan 19, 2007 |