Datasheet4U Logo Datasheet4U.com

AD9551 - Multiservice Clock Generator

General Description

The AD9551 accepts one or two reference input signals to synthesize one or two output signals.

The AD9551 uses a fractional-N PLL that precisely translates the reference frequency to the desired output frequency.

Key Features

  • Translation between any two standard network rates Dual reference inputs and dual clock outputs Pin programmable for standard network rate translation SPI programmable for arbitrary rational rate translation Output frequencies from 10 MHz to 900 MHz Input frequencies from 19.44 MHz to 806 MHz On-chip VCO Meets OC-192 high band jitter generation requirement Supports standard forward error correction (FEC) rates Supports holdover operation Supports hitless switchover and phase build-out (even with.

📥 Download Datasheet

Other Datasheets by Analog Devices

Part Number Description
AD9550 Integer-N Clock Translator
AD9552 Oscillator Frequency Up Converter
AD9553 Flexible Clock Translator
AD9554 Multiservice Line Card Adaptive Clock Translator
AD9554-1 Multiservice Line Card Adaptive Clock Translator
AD9557 Dual Input Multiservice Line Card Adaptive Clock Translator
AD9558 Quad Input Multiservice Line Card Adaptive Clock Translator
AD9559 Multiservice Line Card Adaptive Clock Translator
AD9500 Digitally Programmable Delay Generator
AD9501 Digitally Programmable Delay Generator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com Multiservice Clock Generator AD9551 FEATURES Translation between any two standard network rates Dual reference inputs and dual clock outputs Pin programmable for standard network rate translation SPI programmable for arbitrary rational rate translation Output frequencies from 10 MHz to 900 MHz Input frequencies from 19.44 MHz to 806 MHz On-chip VCO Meets OC-192 high band jitter generation requirement Supports standard forward error correction (FEC) rates Supports holdover operation Supports hitless switchover and phase build-out (even with unequal reference frequencies) SPI-compatible 3-wire programming interface Single supply (3.