Datasheet4U Logo Datasheet4U.com

AD9551 - Multiservice Clock Generator

Description

The AD9551 accepts one or two reference input signals to synthesize one or two output signals.

The AD9551 uses a fractional-N PLL that precisely translates the reference frequency to the desired output frequency.

Features

  • Translation between any two standard network rates Dual reference inputs and dual clock outputs Pin programmable for standard network rate translation SPI programmable for arbitrary rational rate translation Output frequencies from 10 MHz to 900 MHz Input frequencies from 19.44 MHz to 806 MHz On-chip VCO Meets OC-192 high band jitter generation requirement Supports standard forward error correction (FEC) rates Supports holdover operation Supports hitless switchover and phase build-out (even with.

📥 Download Datasheet

Datasheet preview – AD9551

Datasheet Details

Part number AD9551
Manufacturer Analog Devices
File Size 1.26 MB
Description Multiservice Clock Generator
Datasheet download datasheet AD9551 Datasheet
Additional preview pages of the AD9551 datasheet.

📁 Similar Datasheet

  • AD9256 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9256H - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580C - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9700 - Video Dispaly D/A Converter (ETC)
Other Datasheets by Analog Devices
  • AD9550 - Integer-N Clock Translator
  • AD9552 - Oscillator Frequency Up Converter
  • AD9553 - Flexible Clock Translator
  • AD9554 - Multiservice Line Card Adaptive Clock Translator
  • AD9554-1 - Multiservice Line Card Adaptive Clock Translator
  • AD9557 - Dual Input Multiservice Line Card Adaptive Clock Translator
  • AD9558 - Quad Input Multiservice Line Card Adaptive Clock Translator
  • AD9559 - Multiservice Line Card Adaptive Clock Translator

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com Multiservice Clock Generator AD9551 FEATURES Translation between any two standard network rates Dual reference inputs and dual clock outputs Pin programmable for standard network rate translation SPI programmable for arbitrary rational rate translation Output frequencies from 10 MHz to 900 MHz Input frequencies from 19.44 MHz to 806 MHz On-chip VCO Meets OC-192 high band jitter generation requirement Supports standard forward error correction (FEC) rates Supports holdover operation Supports hitless switchover and phase build-out (even with unequal reference frequencies) SPI-compatible 3-wire programming interface Single supply (3.
Published: |