Datasheet4U Logo Datasheet4U.com

AIC1574 - 5-bit DAC/ Synchronous PWM Power Regulator with Triple Linear Controllers

Description

The AIC1574 combines a synchronous voltage mode controller with three linear controller as well as the monitoring and protection functions in this chip.

The PWM controller regulates the microprocessor core voltage with a synchronous rectified buck converter.

Features

  • l l n.

📥 Download Datasheet

Datasheet Details

Part number AIC1574
Manufacturer Analog Intergrations Corporation
File Size 381.28 KB
Description 5-bit DAC/ Synchronous PWM Power Regulator with Triple Linear Controllers
Datasheet download datasheet AIC1574 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AIC1531 500mA Dual Linear Regulator AIC
AIC1532 500mA DUAL REGULATOR AIC
AIC1084 5A Low Dropout Positive Adjustable Regulator Analog Integrations
AIC111 IC Design Specification 1.3-V microPower(TM) DSP/uC Voice Band Audio CODEC (Rev. A) ETCTI
AIC1221 Ultra LDO 2A Linear Regulator aic

Other Datasheets by Analog Intergrations Corporation

Part Number Description
AIC1570 5-bit DAC/ Synchronous PWM Power Regulator with LDO and Linear Controller
AIC1571 5-bit DAC/ Synchronous PWM Power Regulator with Dual Linear Controllers
AIC1573 1.5A Step-down DC/DC Converter
AIC1576 Step-Down DC/DC Controller
AIC1578 High-Efficiency/ Step-Down DC/DC Converter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
AIC1574 5-bit DAC, Synchronous PWM Power Regulator with Triple Linear Controllers n FEATURES l l n DESCRIPTION The AIC1574 combines a synchronous voltage mode controller with three linear controller as well as the monitoring and protection functions in this chip. The PWM controller regulates the microprocessor core voltage with a synchronous rectified buck converter. The three linear controllers regulate power for the 1.5V or 3.3V AGP bus power, the 1.5V GTL bus and the 1.8V power for the chip set core voltage and/or cache memory circuits. An integrated 5 bit D/A converter that adjusts the core PWM output voltage from 2.1V to 3.5V in 0.1V increments and from 1.3V to 2.05V in 0.05V increments. The linear controller for AGP bus power is selectable by TTL-compatible SELECT pin status for 1.
Published: |