Datasheet Details
| Part number | AP0100CS |
|---|---|
| Manufacturer | Aptina |
| File Size | 2.91 MB |
| Description | High-Dynamic Range (HDR) Image Signal Processor |
| Datasheet | AP0100CS-Aptina.pdf |
|
|
|
Overview: Aptina Confidential and Proprietary Preliminary‡ AP0100CS HDR: Image Signal Processor.
| Part number | AP0100CS |
|---|---|
| Manufacturer | Aptina |
| File Size | 2.91 MB |
| Description | High-Dynamic Range (HDR) Image Signal Processor |
| Datasheet | AP0100CS-Aptina.pdf |
|
|
|
100-ball VFBGA Package Part Samples 100-ball VFBGA Package Part AP0100CS demo kit AP0100CS headboard Table 2: Key Performance Parameters Parameter Primary camera interfaces Primary camera input Output interface Output format Maximum resolution NTSC output PAL output Input clock range Supply voltage Operating temp.
Power consumption Value Parallel and HiSPi RAW12 Linear/RAW12, RAW14 (HiSPi format only) panded Analog posite, up to 16-bit parallel digital output YUV422 8-bit,10-bit, and 10-, 12-bit tone-mapped Bayer 1280x960 (1.2Mp) 720H x 487V 720H x 576V 6-30 MHz VDDIO_S 1.8 or 2.8V nominal VDDIO_H 2.5 or 3.3V nominal VDD_REG 1.8V nominal VDD 1.2V nominal VDD_PLL 1.2V nominal VDD_DAC 1.2V nominal VDDIO_OTPM 2.5 or 3.3V nominal VDDA_DA
| Brand Logo | Part Number | Description | Manufacturer |
|---|---|---|---|
| AP0100CS | High-Dynamic Range (HDR) Image Signal Processor | ON Semiconductor |
| Part Number | Description |
|---|---|
| AP0101 | High-Dynamic Range (HDR) Image Signal Processor |