Datasheet4U Logo Datasheet4U.com

AP0100CS - High-Dynamic Range (HDR) Image Signal Processor

General Description

100-ball VFBGA Package Part Samples 100-ball VFBGA Package Part AP0100CS demo kit AP0100CS headboard Table 2: Key Performance Parameters Parameter Primary camera interfaces Primary camera input Output interface Output format Maximum resolution NTSC output PAL output Input clock range Supply volta

Key Features

  • AP0100CS High-Dynamic Range (HDR) Image Signal Processor (ISP) AP0100CS Data Sheet For the latest product data sheet revision, refer to Aptina’s Web site:www. aptina. com Features.
  • Up to 1.2Mp (1280x960) Aptina sensor support.
  • 45 fps at 1.2Mp, 60 fps at 720p.
  • Optimized for operation with HDR sensors.
  • Color and gamma correction.
  • Auto exposure, auto white balance, 50/60 Hz auto flicker detection and avoidance.
  • Adaptive Local Tone Mapping (ALT.

📥 Download Datasheet

Datasheet Details

Part number AP0100CS
Manufacturer Aptina
File Size 2.91 MB
Description High-Dynamic Range (HDR) Image Signal Processor
Datasheet download datasheet AP0100CS Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Aptina Confidential and Proprietary Preliminary‡ AP0100CS HDR: Image Signal Processor (ISP) Features AP0100CS High-Dynamic Range (HDR) Image Signal Processor (ISP) AP0100CS Data Sheet For the latest product data sheet revision, refer to Aptina’s Web site:www.aptina.com Features • Up to 1.2Mp (1280x960) Aptina sensor support • 45 fps at 1.2Mp, 60 fps at 720p • Optimized for operation with HDR sensors. • Color and gamma correction • Auto exposure, auto white balance, 50/60 Hz auto flicker detection and avoidance • Adaptive Local Tone Mapping (ALTM) • Programmable Spatial Transform Engine (STE). • Pre-rendered Graphical Overlay • Two-wire serial programming interface (CCIS) • Interface to low-cost Flash or EEPROM through SPI bus (to configure and load patches, etc.