Arizona Microtek AZ100LVEL33
The AZ10/100LVEL33 is an integrated ÷4 divider. The RESET pin is asynchronous and clears the output (Q Low, Q ¯ High) on the rising edge. The LVEL33 provides a VBB output for single-end use or a DC bias reference for AC coupling to the device.| Part No. | AZ100LVEL33 |
|---|---|
| Datasheet | AZ100LVEL33 Download |
| Manufacturer | Arizona Microtek |
| Description | ECL/PECL / 4 Divider |
| Buy | Stock & Price |
FEATURES
●●
●
●
●
●
●
● PACKAGE Green / RoHS Compliant / Lead (Pb) Free package available Operating Range of 3.0V to 5.5V 470ps Propagation Delay 4.0GHz Toggle Frequency Internal Input Pulldown Resistors Direct Replacement for ON Semiconductor MC10EL33, MC100EL33, and MC100LVEL33 Transistor Count = 91 Devices IBIS Model Files Available on Arizona Microtek Web Site MLP 8 (2x2) Green / RoHS Compliant / Lead (Pb) Free MLP 16 (3x3) SOIC 8 SOIC 8 TSSOP 8 TSSOP 8 1 2 3 PACKAGE AVAILABILITY PART NUMBER AZ100LVEL33NG MARKING C3G <Date Code> AZM L33 <Date Code> AZM10 LVEL33 AZM100 LVEL33 AZT LV33 AZH LV33 NOTES 1,2 AZ10/100LVEL33L AZ10LVEL33D AZ100LVEL33D AZ10LVEL33T AZ100LVEL33T 1,2 1,2,3 1,2,3 1,2,3 1,2,3 Add R1 at end of part number for 7 inch (1K parts), R2 for 13 inch (2.5K parts) Tape & Reel. Date code format: “Y” or “YY” for year followed by “WW” for week. Date code “YWW” or “YYWW” on underside of part.
DESCRIPTION
The AZ10/100LVEL33 is an integrated ÷4 divider. Upon power-up, the internal flip-flop will be in a random logic state.
