Datasheet4U Logo Datasheet4U.com

bq2502 - Integrated Backup Unit

General Description

The CMOS bq2502 Integrated Backup Unit provides all the necessary functions for converting one or two banks of standard CMOS SRAM into nonvolatile read/write memory.

A precision comparator monitors the 5V VCC input for an out-of-tolerance condition.

Key Features

  • ® Power monitoring, backup supply, and switching for 3V batterybackup.

📥 Download Datasheet

Datasheet Details

Part number bq2502
Manufacturer BENCHMARQ
File Size 80.94 KB
Description Integrated Backup Unit
Datasheet download datasheet bq2502 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
bq25010 SINGLE-CHIP CHARGER AND DC/DC CONVERTER Texas Instruments
bq25011 SINGLE-CHIP CHARGER AND DC/DC CONVERTER Texas Instruments
bq25012 SINGLE-CHIP CHARGER AND DC/DC CONVERTER Texas Instruments
bq25015 SINGLE-CHIP CHARGER AND DC/DC CONVERTER Texas Instruments
bq25017 SINGLE-CHIP CHARGER AND DC/DC CONVERTER Texas Instruments

Other Datasheets by BENCHMARQ

Part Number Description
BQ2002 NiCd/NiMH Fast-Charge Management
BQ2002D NiCd/NiMH Fast-Charge Management
BQ2002F NiCd/NiMH Fast-Charge Management
BQ2003 Fast Chargeer
BQ2004 Fast Chargeer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
bq2502 Features ® Power monitoring, backup supply, and switching for 3V batterybackup applications ® Write-protect control ® Input decoder for control of up to 2 banks of SRAM ® 3-volt backup power output ® Internal 130mAh lithium-coin cell ® Reset output for system power-on reset ® Less than 10ns chip-enable propagation delay ® 5% or 10% supply operation Integrated Backup Unit General Description The CMOS bq2502 Integrated Backup Unit provides all the necessary functions for converting one or two banks of standard CMOS SRAM into nonvolatile read/write memory. A precision comparator monitors the 5V VCC input for an out-of-tolerance condition. When out of tolerance is detected, the two conditioned chip-enable outputs are forced inactive to write-protect both banks of SRAM.