BT261 - 30 Mhz Pixel Clock Monolithic CMOS HSYNC Line Lock Controller

General Description

3 MPU Interface 3 Video Input / Sync Detector

Key Features

Programmable 12-bit Video Timing.
Bidirectional HSYNC and CLOCK Pins.
Horizontal Sync Noise Gating.
External VCO Support.
Standard MPU Interface.
TTL Compatible.
+ 5 V Monolithic CMOS.
28-pin PLCC Package.
Typical Power Dissipation: 300˙mW.

BT261 30 mhz pixel clock monolithic cmos hsync line lock controller by Brooktree - Datasheet Preview

Datasheet Details

Part number	BT261
Manufacturer	Brooktree
File Size	387.87 KB
Description	30 Mhz Pixel Clock Monolithic CMOS HSYNC Line Lock Controller
Datasheet	BT261 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
BT201	DC/DC Converters	ETC
BT202	DC/DC Converters	ETC
BT2025	Classic V2 Stadium scoreboards	Bodet
BT2025	Alpha V2 Stadium scoreboards	Bodet
BT203	DC/DC Converters	ETC

Other Datasheets by Brooktree

Part Number	Description
BT218	20 MSPS Monolithic CMOS 8-bit Flash Video A/D Converter
BT218KP	20 MSPS Monolithic CMOS 8-bit Flash Video A/D Converter
BT252	20 MSPS Monolithic CMOS Single-Channel 8 Bit Image Digitizer
Bt254	30 MSPS Monolithic CMOS Triple-Channel 8-bit Image Digitizer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

Bt261 30 MHz Pixel Clock Monolithic CMOS HSYNC Line Lock Controller The Bt261 HSYNC Line Lock Controller is designed speciﬁcally for image capture applications. Either composite video or TTL composite sync information is input via VIDEO. An internal sync separator separates horizontal and vertical sync information. Programmable horizontal and vertical video timing enables recovery of both standard and nonstandard timing information. An external VCO may be used in conjunction with the on-chip phase comparator for implementation of clocks locked to the horizontal frequency. Alternately, a high-speed clock (OSC) may be divided down to generate the pixel clock. The phase of the generated pixel clock is adjusted to align with the noise-gated CSYNC.