Datasheet4U Logo Datasheet4U.com

G65SC816 - CMOS 8/16-BIT MICROPROCESSOR

General Description

The G65SC816 is an advanced CMOS 16-bit microprocessor featuring total software compatibility with 8-bit NMOS and CMOS 6500 series microprocessors.

The G65SC816 provides 24 address lines for 16 Mbyte addressing, while providing both 8-bit and 16-bit operation.

Key Features

  • • Advanced CMOS design for low power consumption and increased noise immunity • Emulation mode for total software compatibility with 6502 designs • Full 16-bit ALU, Accumulator, Stack Pointer, and Index Registers • Direct register for “zero page” addressing • 24 addressing modes (including 13 original 6502 modes) • Wait for Interrupt (WAI) and Stop the Clock (STP) instructions for reduced power consumption and decreased interrupt latency • 91 instructions with 255 opcodes • Co-Processor (COP) in.

📥 Download Datasheet

Datasheet Details

Part number G65SC816
Manufacturer CALIFORNIA MICRO DEVICES
File Size 113.72 KB
Description CMOS 8/16-BIT MICROPROCESSOR
Datasheet download datasheet G65SC816 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
G65SC816 CMOS 8/16-BIT MICROPROCESSOR California Micro Devices Corp
G65SC802 CMOS 8/16-BIT MICROPROCESSOR California Micro Devices Corp
G65SC02 CMOS G65SC02-A 8-BIT MICROPROCESSOR California Micro Devices Corp
G65SC150 CMOS COMMUNICATIONS TERMINAL UNIT California Micro Devices Corp
G65SC151 ADV-CMOS COMMUNICATIONS TERMINAL UNIT California Micro Devices Corp

Other Datasheets by CALIFORNIA MICRO DEVICES

Part Number Description

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CALIFORNIA MICRO DEVICES G65SC816 CMOS 8/16-BIT MICROPROCESSOR FAMILY Features • Advanced CMOS design for low power consumption and increased noise immunity • Emulation mode for total software compatibility with 6502 designs • Full 16-bit ALU, Accumulator, Stack Pointer, and Index Registers • Direct register for “zero page” addressing • 24 addressing modes (including 13 original 6502 modes) • Wait for Interrupt (WAI) and Stop the Clock (STP) instructions for reduced power consumption and decreased interrupt latency • 91 instructions with 255 opcodes • Co-Processor (COP) instruction and associated vector • Powerful Block Move instructions • Full 16-bit operation with 24 address lines for the 16 MByte memory • Program selectable 8-bit mode for 6502 coding compatibility Valid Program Addr