Datasheet4U Logo Datasheet4U.com

CHT-74-4040 - 12 stage binary counter

General Description

The CHT-74-4040 is a 12-stage asynchronous binary counter.

The device is incremented on the falling edge (negative transition) of the CLOCK input.

All the outputs are reset to a low level by applying a logical high on the CLEAR input.

Key Features

  • Functional from -55 to +225°C (Tj).
  • 3.3 to 5V (±10%) supply voltages.
  • Latchup-free at any supply and tem- perature condition.
  • Available in CSOIC16 hermetic stand- ard package.
  • Typical propagation delay: 19 ns.
  • Low quiescent current: 21μA Max (@225°C, 5V).
  • Output drive capability: 4mA Max.
  • Validated at 225°C for 1000 hours (and still on-going).

📥 Download Datasheet

Datasheet Details

Part number CHT-74-4040
Manufacturer CISSOID
File Size 458.01 KB
Description 12 stage binary counter
Datasheet download datasheet CHT-74-4040 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CHT-100SF Coaxial SMA Female Terminations Component General
CHT-100SM (CHT-xxSM) Coaxial SMA Male Terminations Component General
CHT-15-2SF Coaxial SMA Female Terminations Component General
CHT-15-2SM (CHT-xxSM) Coaxial SMA Male Terminations Component General
CHT-150-1SF Coaxial SMA Female Terminations Component General

Other Datasheets by CISSOID

Part Number Description
CHT-74132 Quad 2-Input NAND Schmitt Trigger
CHT-7486 Quad 2-Inputs XOR Gate
CHT-555 HIGH TEMPERATURE 555 TIMER
CHT-ADC10 High-Temperature Ultra-low-power 10-bit ADC
CHT-ATLAS Dual Channel Power Transistor Driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
The Leader in High Temperature Semiconductor Solutions CHT-74-4040-DATASHEET Version: 1.5 7-Aug-18 (Last Modification Date) High Temperature,12 stage binary counter General Description The CHT-74-4040 is a 12-stage asynchronous binary counter. The device is incremented on the falling edge (negative transition) of the CLOCK input. All the outputs are reset to a low level by applying a logical high on the CLEAR input. In frequency divider applications, the clock can be divided by up to 4096. The device is pin compatible with the industry standards 74xx4040, / CD4040.