Datasheet4U Logo Datasheet4U.com

28F102 - CAT28F102

Datasheet Summary

Description

The CAT28F102 is a high speed 64K x 16-bit electrically erasable and reprogrammable Flash memory ideally suited for applications requiring in-system or after-sale code updates.

Electrical erasure of the full memory contents is achieved typically within 0.5 second.

Features

  • s Fast Read Access Time: 45/55/70/90 ns s Low Power CMOS Dissipation: Licensed Intel second source s 64K x 16 Word Organization s Stop Timer for Program/Erase s On-Chip Address and Data Latches s JEDEC Standard Pinouts:.
  • Active: 30 mA max (CMOS/TTL levels).
  • Standby: 1 mA max (TTL levels).
  • Standby: 100 µA max (CMOS levels) s High Speed Programming:.
  • 10 µs per byte.
  • 1 Sec Typ Chip Program.
  • 40-pin DIP.
  • 44-pin PLCC.
  • 40-pin TSOP s 1.

📥 Download Datasheet

Datasheet preview – 28F102

Datasheet Details

Part number 28F102
Manufacturer Catalyst Semiconductor
File Size 158.50 KB
Description CAT28F102
Datasheet download datasheet 28F102 Datasheet
Additional preview pages of the 28F102 datasheet.

📁 Similar Datasheet

  • 28F1000 - MX28F1000 (Macronix International)
  • 28F128 - 3 Volt Intel StrataFlash Memory (Intel)
  • 28F128J3 - (28FxxxJ3) Strata Flash Memory (Intel)
  • 28F128J3A - (28FxxxJ3A) Intel StrataFlash Memory (Intel Corporation)
  • 28F128J3C - Strata Flash Memory (Intel)
  • 28F128L18 - (28FxxxL18) StrataFlash Wireless Memory (Intel Corporation)
  • 28F128L30 - (28FxxxL30) Wireless Memory (Intel Corporation)
  • 28F128P30 - StrataFlash Embedded Memory (Intel Corporation)
  • 28F128P33 - StrataFlash Embedded Memory (Intel)
  • 28F128W18 - 1.8V Wireless Flash Memory (Intel)
Other Datasheets by Catalyst Semiconductor
  • 28F010 - 1 Megabit CMOS Flash Memory

Full PDF Text Transcription

Click to expand full text
CAT28F102 1 Megabit CMOS Flash Memory FEATURES s Fast Read Access Time: 45/55/70/90 ns s Low Power CMOS Dissipation: Licensed Intel second source s 64K x 16 Word Organization s Stop Timer for Program/Erase s On-Chip Address and Data Latches s JEDEC Standard Pinouts: –Active: 30 mA max (CMOS/TTL levels) –Standby: 1 mA max (TTL levels) –Standby: 100 µA max (CMOS levels) s High Speed Programming: –10 µs per byte –1 Sec Typ Chip Program –40-pin DIP –44-pin PLCC –40-pin TSOP s 100,000 Program/Erase Cycles s 10 Year Data Retention s Electronic Signature s 0.5 Seconds Typical Chip-Erase s 12.
Published: |