Datasheet4U Logo Datasheet4U.com

CS5156 - CPU 5-Bit Nonsynchronous Buck Controller

Datasheet Summary

Description

The CS5156 is a 5-bit nonsynchronous N-Channel buck controller.

It is designed to provide unprecedented transient response for today’s demanding high-density, high-speed logic.

The regulator operates using a proprietary control method, which allows a 100ns response time to load transients.

Features

  • on board, 5-bit DAC, short circuit protection, 1.0% output tolerance, VCC monitor, and programmable soft start capability. The CS5156 is backwards compatible with the 4-bit CS5151, allowing the mother board designer the capability of using either the CS5151 or the CS5156 with no change in layout. The CS5156 is available in 16 pin surface mount and DIP packages. Features s N-Channel Design s Excess of 1MHz Operation s 100ns Transient Response s 5-Bit DAC s Backward Compatible with 4-Bit CS5150/.

📥 Download Datasheet

Datasheet preview – CS5156

Datasheet Details

Part number CS5156
Manufacturer Cherry Semiconductor Corporation
File Size 308.46 KB
Description CPU 5-Bit Nonsynchronous Buck Controller
Datasheet download datasheet CS5156 Datasheet
Additional preview pages of the CS5156 datasheet.
Other Datasheets by Cherry Semiconductor Corporation

Full PDF Text Transcription

Click to expand full text
CS5156 CS5156 CPU 5-Bit Nonsynchronous Buck Controller Description The CS5156 is a 5-bit nonsynchronous N-Channel buck controller. It is designed to provide unprecedented transient response for today’s demanding high-density, high-speed logic. The regulator operates using a proprietary control method, which allows a 100ns response time to load transients. The CS5156 is designed to operate over a 4.25-16V range (VCC) using 12V to power the IC and 5V as the main supply for conversion. The CS5156 is specifically designed to power Pentium® II processors and other high performance core logic. It includes the following features: on board, 5-bit DAC, short circuit protection, 1.0% output tolerance, VCC monitor, and programmable soft start capability.
Published: |